# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do super_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/sequencer_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:21 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/sequencer_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sequencer_top
# -- Compiling architecture topo_stru of sequencer_top
# End time: 01:59:22 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/seq0_fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:22 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/seq0_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seq0_fsm
# -- Compiling architecture bhv of seq0_fsm
# End time: 01:59:23 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/seq1_fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:23 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/seq1_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seq1_fsm
# -- Compiling architecture bhv of seq1_fsm
# End time: 01:59:23 on Nov 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/seq2_fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:23 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/seq2_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seq2_fsm
# -- Compiling architecture bhv of seq2_fsm
# End time: 01:59:24 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/super_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:24 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/super_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity super_top
# -- Compiling architecture supertop_stru of super_top
# End time: 01:59:24 on Nov 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/decod7.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:24 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/decod7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decod7
# -- Compiling architecture decod_bhv of decod7
# End time: 01:59:25 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/clock_div_FSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:25 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/clock_div_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock_div_FSM
# -- Compiling architecture bhv of clock_div_FSM
# End time: 01:59:25 on Nov 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:25 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/ROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ROM
# -- Compiling architecture BEV of ROM
# End time: 01:59:25 on Nov 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/adder_register_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:25 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/adder_register_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_register_top
# -- Compiling architecture topo_stru of adder_register_top
# End time: 01:59:26 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/signed_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:26 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/signed_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity signed_adder
# -- Compiling architecture rtl of signed_adder
# End time: 01:59:26 on Nov 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/D_11FF.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:26 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/D_11FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity D_11FF
# -- Compiling architecture behv of D_11FF
# End time: 01:59:27 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/fsm_control_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:27 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/fsm_control_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm_control_top
# -- Compiling architecture topo_stru of fsm_control_top
# End time: 01:59:27 on Nov 22,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frata/Desktop/atesomador_testadoefuncionando/FSMctrl.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 01:59:27 on Nov 22,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Frata/Desktop/atesomador_testadoefuncionando/FSMctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FSMctrl
# -- Compiling architecture FSM_beh of FSMctrl
# End time: 01:59:28 on Nov 22,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.super_top
# vsim -gui "+altera" -l msim_transcript -do "super_top_run_msim_rtl_vhdl.do" 
# Start time: 01:59:41 on Nov 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.super_top(supertop_stru)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clock_div_fsm(bhv)
# Loading work.sequencer_top(topo_stru)
# Loading work.seq0_fsm(bhv)
# Loading work.seq1_fsm(bhv)
# Loading work.seq2_fsm(bhv)
# Loading work.decod7(decod_bhv)
# Loading work.rom(bev)
# Loading work.adder_register_top(topo_stru)
# Loading work.signed_adder(rtl)
# Loading work.d_11ff(behv)
# Loading work.fsm_control_top(topo_stru)
# Loading work.fsmctrl(fsm_beh)
add wave -position insertpoint  \
sim:/super_top/SW \
sim:/super_top/KEY(3) \
sim:/super_top/KEY(0) \
sim:/super_top/clock_50
force -freeze sim:/super_top/SW 0 0
force -freeze sim:/super_top/KEY(3) 1 0
force -freeze sim:/super_top/KEY(0) 1 0
force -freeze sim:/super_top/clock_50 1 0, 0 {50 ps} -r 100
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /super_top/L3/L0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /super_top/L3/L0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /super_top/L3/L0
run
run
run
run
force -freeze sim:/super_top/KEY(3) 0 0
run
force -freeze sim:/super_top/KEY(3) 1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/super_top/KEY(3) 0 0
run
force -freeze sim:/super_top/KEY(3) 1 0
run

force -freeze sim:/super_top/SW 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/super_top/KEY(3) 0 0
run
force -freeze sim:/super_top/KEY(3) 1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/super_top/KEY(3) 0 0
run
force -freeze sim:/super_top/KEY(3) 1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/super_top/KEY(3) 0 0
run
force -freeze sim:/super_top/KEY(3) 1 0
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/super_top/KEY(0) 0 0
run
# End time: 02:01:22 on Nov 22,2015, Elapsed time: 0:01:41
# Errors: 0, Warnings: 3
