$date
	Wed Mar 20 22:23:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Vand $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # z $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
1!
$end
#3000000
0#
0"
#9000000
1"
0!
#12000000
0"
#15000001
