<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us"><head><style type="text/css"> @import url('http://www.gnu.org/software/emacs/manual.css');</style></head><body style="padding:1rem;"><strong>verilog-auto-reg</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-auto-reg)</br>
</br>
Expand AUTOREG statements, as part of M-x verilog-auto.</br>
Make reg statements for any output that isn't already declared,</br>
and isn't a wire output from a block.  `verilog-auto-wire-type'</br>
may be used to change the datatype of the declarations.</br>
</br>
Limitations:</br>
  This ONLY detects outputs of AUTOINSTants (see `verilog-read-sub-decls').</br>
</br>
  This does NOT work on memories, declare those yourself.</br>
</br>
An example:</br>
</br>
	module ExampReg (o,i);</br>
	   output o;</br>
	   input i;</br>
	   /*AUTOREG*/</br>
	   always o = i;</br>
	endmodule</br>
</br>
Typing M-x verilog-auto will make this into:</br>
</br>
	module ExampReg (o,i);</br>
	   output o;</br>
	   input i;</br>
	   /*AUTOREG*/</br>
	   // Beginning of automatic regs (for this module's undeclared outputs)</br>
	   reg		o;</br>
	   // End of automatics</br>
	   always o = i;</br>
	endmodule<br/><br/><br/><br/><small>A courtesy of <a href="http://endlessparentheses.com/">Endless Parentheses</a>.</small></body></html>
