(---------------------------------------------------------------------)
(                                                                     )
(    NC DRILL Log                                                     )
(                                                                     )
(    Drawing          : fpga_ccd_3_with_logo.brd                      )
(    Software Version : 17.4S017                                      )
(    Date/Time        : Thu Jul  1 17:24:58 2021                      )
(                                                                     )
(---------------------------------------------------------------------)



 Processing NC Parameters file 'nc_param.txt' ...

 NC PARAMETERS
 -------------

 FORMAT   		5.5
 MACHINE-OFFSET		x:0.00000	y:0.00000   (inch)
 FEEDRATE		1
 COORDINATES		ABSOLUTE
 OUTPUT-UNITS		ENGLISH
 TOOL-ORDER		INCREASING
 REPEAT-CODES		YES
 SUPPRESS-LEAD-ZEROES	YES
 SUPPRESS-TRAIL-ZEROES	NO
 SUPPRESS-EQUAL		NO
 TOOL-SELECT		YES
 HEADER			none
 LEADER			12
 CODE			ASCII
 SEPARATE		NO
 SEPARATE-ROUTING	NO
 OPTIMIZE_DRILLING	YES
 ENHANCED_EXCELLON	YES
 SCALE			1.000000

 WARNING(SPMHMF-358): Design precision is the same as that of the drill output file data.
 WARNING(SPMHMF-359): Data rounding errors may still be possible.
 WARNING(SPMHMF-365): This design contains 4 slot holes that cannot be drilled.
 WARNING(SPMHMF-366): They can be processed by NC routing instead.
 WARNING(SPMHMF-368): Cannot find NC Drill tool file 'nc_tools.txt'
 WARNING(SPMHMF-369): ... will auto-generate tool file 'nc_tools_auto.txt'.


     Auto-generating tool file 'nc_tools_auto.txt' ...

           Size  Plating  Tool        + Tolerance  - Tolerance

          13.00  P        T01            0.000000     0.000000
          32.28  P        T02            0.000000     0.000000
          39.37  P        T03            0.000000     0.000000
          51.18  P        T04            0.000000     0.000000


Drill files being output to directory 'F:/PCB/Cadence_PCB/FPGA_CCD/allegro/Garber' ...



     'fpga_ccd_3_with_logo-1-4.drl' created for holes connecting TOP and BOTTOM
     --------------------------------------------------------------------------

     Tool  Num     Size      +/- Tolerance     Plating   Quantity

     T01    1.  13.0000    0.0000/  0.0000      PLATED         66
     T02    2.  32.2800    0.0000/  0.0000      PLATED         22
     T03    3.  39.3700    0.0000/  0.0000      PLATED         14
     T04    4.  51.1800    0.0000/  0.0000      PLATED          2

     ---- Total holes:                                        104

     ---- Total head travel:              2.40 feet (0.73 meters)

