#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 22 08:50:06 2024
# Process ID: 15364
# Current directory: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6528 C:\MyStudy\SystemOnChipLabs\arcsin_sequential\syn\NEXYS4_DDR\NEXYS4_DDR.xpr
# Log file: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/vivado.log
# Journal file: C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.xpr
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
run 10 us
add_wave {{/tb/DUT/teylor_arcsin}} 
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
save_wave_config {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_wave_config {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/tb_behav.wcfg}
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/NEXYS4_DDR.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/MyStudy/SystemOnChipLabs/arcsin_sequential/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/NEXYS4_DDR.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
close_project
open_project C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/NEXYS4_DDR.xpr
launch_simulation
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
relaunch_sim
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/DUT/teylor_arcsin}} 
run 10 us
save_wave_config {C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg}
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/NEXYS4_DDR.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/NEXYS4_DDR.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
run 10 us
close_sim
launch_simulation
open_wave_config C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
run 10 us
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/MyStudy/SystemOnChipLabs/arcsin_combinational/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/NEXYS4_DDR.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
close_project
open_project C:/MyStudy/AntonovLabi/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xpr
export_ip_user_files -of_objects  [get_files C:/MyStudy/AntonovLabi/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorArcsinTerm.sv] -no_script -reset -force -quiet
remove_files  C:/MyStudy/AntonovLabi/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorArcsinTerm.sv
remove_files  C:/MyStudy/AntonovLabi/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TeylorArcsinTerm.sv
