

================================================================
== Vitis HLS Report for 'xfrgb2gray_1080_1920_s'
================================================================
* Date:           Thu Nov  5 11:33:37 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        rgb2gray
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.777 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073607|  2073607| 20.736 ms | 20.736 ms |  2073607|  2073607|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_24_2  |  2073605|  2073605|         7|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      84|    -|
|Register         |        -|     -|     122|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     122|     176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_13ns_8ns_22ns_22_4_1_U11  |mac_muladd_13ns_8ns_22ns_22_4_1  | i0 * i1 + i2 |
    |mac_muladd_16ns_8ns_22ns_23_4_1_U12  |mac_muladd_16ns_8ns_22ns_23_4_1  | i0 * i1 + i2 |
    |mul_mul_15ns_8ns_22_4_1_U10          |mul_mul_15ns_8ns_22_4_1          |    i0 * i1   |
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_88_p2                 |     +    |   0|  0|  28|          21|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln22_fu_82_p2                |   icmp   |   0|  0|  20|          21|          16|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          49|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |img_gray_src_4190_blk_n  |   9|          2|    1|          2|
    |img_rgb_src_4189_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_71    |   9|          2|   21|         42|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   28|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |B_assign_reg_179                |   8|   0|    8|          0|
    |G_assign_reg_174                |   8|   0|    8|          0|
    |G_assign_reg_174_pp0_iter2_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |icmp_ln22_reg_165               |   1|   0|    1|          0|
    |indvar_flatten_reg_71           |  21|   0|   21|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |icmp_ln22_reg_165               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 122|  32|   59|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|start_out                 | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|start_write               | out |    1| ap_ctrl_hs | xfrgb2gray<1080, 1920> | return value |
|img_rgb_src_4189_dout     |  in |   24|   ap_fifo  |    img_rgb_src_4189    |    pointer   |
|img_rgb_src_4189_empty_n  |  in |    1|   ap_fifo  |    img_rgb_src_4189    |    pointer   |
|img_rgb_src_4189_read     | out |    1|   ap_fifo  |    img_rgb_src_4189    |    pointer   |
|img_gray_src_4190_din     | out |    8|   ap_fifo  |    img_gray_src_4190   |    pointer   |
|img_gray_src_4190_full_n  |  in |    1|   ap_fifo  |    img_gray_src_4190   |    pointer   |
|img_gray_src_4190_write   | out |    1|   ap_fifo  |    img_gray_src_4190   |    pointer   |
+--------------------------+-----+-----+------------+------------------------+--------------+

