{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 16 12:55:41 2009 " "Info: Processing started: Sat May 16 12:55:41 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Info: Found entity 1: reg16" {  } { { "src/reg16.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(54) " "Warning (10273): Verilog HDL warning at control.v(54): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(61) " "Warning (10273): Verilog HDL warning at control.v(61): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Dataram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dataram " "Info: Found entity 1: Dataram" {  } { { "src/Dataram.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/effective_address.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/effective_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 effective_address " "Info: Found entity 1: effective_address" {  } { { "src/effective_address.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Instram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Instram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instram " "Info: Found entity 1: Instram" {  } { { "src/Instram.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux16.v(11) " "Warning (10273): Verilog HDL warning at mux16.v(11): extended using \"x\" or \"z\"" {  } { { "src/mux16.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info: Found entity 1: mux16" {  } { { "src/mux16.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(47) " "Warning (10273): Verilog HDL warning at register_file.v(47): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(58) " "Warning (10273): Verilog HDL warning at register_file.v(58): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LC3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/LC3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Info: Found entity 1: LC3" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Instruction_Fetch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Instruction_Fetch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Info: Found entity 1: Instruction_Fetch" {  } { { "src/Instruction_Fetch.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inc16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/inc16.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc16 " "Info: Found entity 1: inc16" {  } { { "src/inc16.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SE5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/SE5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE5 " "Info: Found entity 1: SE5" {  } { { "src/SE5.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Data.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data " "Info: Found entity 1: Data" {  } { { "src/Data.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "src/Registers.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Execution.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execution " "Info: Found entity 1: Execution" {  } { { "src/Execution.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Info: Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:inst " "Info: Elaborating entity \"Registers\" for hierarchy \"Registers:inst\"" {  } { { "src/LC3.bdf" "inst" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 0 832 1040 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Registers:inst\|register_file:regfile " "Info: Elaborating entity \"register_file\" for hierarchy \"Registers:inst\|register_file:regfile\"" {  } { { "src/Registers.v" "regfile" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 Registers:inst\|mux16:data_mux " "Info: Elaborating entity \"mux16\" for hierarchy \"Registers:inst\|mux16:data_mux\"" {  } { { "src/Registers.v" "data_mux" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Registers.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst14 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst14\"" {  } { { "src/LC3.bdf" "inst14" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { -336 656 920 -80 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IS_IMMEDIATE control.v(19) " "Warning (10240): Verilog HDL Always Construct warning at control.v(19): inferring latch(es) for variable \"IS_IMMEDIATE\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR_LE control.v(5) " "Warning (10034): Output port \"MAR_LE\" at control.v(5) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR_CONTROL control.v(6) " "Warning (10034): Output port \"MAR_CONTROL\" at control.v(6) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MEM_WE control.v(7) " "Warning (10034): Output port \"MEM_WE\" at control.v(7) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MEM_CLK control.v(8) " "Warning (10034): Output port \"MEM_CLK\" at control.v(8) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD_LE control.v(11) " "Warning (10034): Output port \"RD_LE\" at control.v(11) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "REG_CONTROL control.v(12) " "Warning (10034): Output port \"REG_CONTROL\" at control.v(12) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EA_CONTROL\[2\] control.v(13) " "Warning (10034): Output port \"EA_CONTROL\[2\]\" at control.v(13) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EA_CONTROL\[1\] control.v(13) " "Warning (10034): Output port \"EA_CONTROL\[1\]\" at control.v(13) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EA_CONTROL\[0\] control.v(13) " "Warning (10034): Output port \"EA_CONTROL\[0\]\" at control.v(13) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_LE control.v(14) " "Warning (10034): Output port \"IR_LE\" at control.v(14) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_CONTROL\[1\] control.v(15) " "Warning (10034): Output port \"PC_CONTROL\[1\]\" at control.v(15) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_CONTROL\[0\] control.v(15) " "Warning (10034): Output port \"PC_CONTROL\[0\]\" at control.v(15) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_LE control.v(17) " "Warning (10034): Output port \"PC_LE\" at control.v(17) has no driver" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IS_IMMEDIATE control.v(19) " "Info (10041): Inferred latch for \"IS_IMMEDIATE\" at control.v(19)" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:inst11 " "Info: Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:inst11\"" {  } { { "src/LC3.bdf" "inst11" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 288 816 1032 416 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Instram inst5 " "Warning: Port \"clk\" of type Instram and instance \"inst5\" is missing source signal" {  } { { "src/Instruction_Fetch.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.bdf" { { 64 864 1072 160 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 Instruction_Fetch:inst11\|reg16:Inst_Reg " "Info: Elaborating entity \"reg16\" for hierarchy \"Instruction_Fetch:inst11\|reg16:Inst_Reg\"" {  } { { "src/Instruction_Fetch.bdf" "Inst_Reg" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.bdf" { { 48 1104 1320 144 "Inst_Reg" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instram Instruction_Fetch:inst11\|Instram:inst5 " "Info: Elaborating entity \"Instram\" for hierarchy \"Instruction_Fetch:inst11\|Instram:inst5\"" {  } { { "src/Instruction_Fetch.bdf" "inst5" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.bdf" { { 64 864 1072 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Instram Instram.v(11) " "Warning (10858): Verilog HDL warning at Instram.v(11): object Instram used but never assigned" {  } { { "src/Instram.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instram.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc16 Instruction_Fetch:inst11\|inc16:PC_Inc " "Info: Elaborating entity \"inc16\" for hierarchy \"Instruction_Fetch:inst11\|inc16:PC_Inc\"" {  } { { "src/Instruction_Fetch.bdf" "PC_Inc" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Instruction_Fetch.bdf" { { 192 864 1040 288 "PC_Inc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 inc16.v(7) " "Warning (10230): Verilog HDL assignment warning at inc16.v(7): truncated value with size 32 to match size of target (16)" {  } { { "src/inc16.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data Data:inst12 " "Info: Elaborating entity \"Data\" for hierarchy \"Data:inst12\"" {  } { { "src/LC3.bdf" "inst12" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 48 1504 1720 208 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dataram Data:inst12\|Dataram:inst " "Info: Elaborating entity \"Dataram\" for hierarchy \"Data:inst12\|Dataram:inst\"" {  } { { "src/Data.bdf" "inst" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.bdf" { { 200 312 664 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "effective_address effective_address:inst8 " "Info: Elaborating entity \"effective_address\" for hierarchy \"effective_address:inst8\"" {  } { { "src/LC3.bdf" "inst8" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 240 1168 1352 368 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execution Execution:inst13 " "Info: Elaborating entity \"Execution\" for hierarchy \"Execution:inst13\"" {  } { { "src/LC3.bdf" "inst13" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { -48 1184 1392 80 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE5 Execution:inst13\|SE5:b2v_inst2 " "Info: Elaborating entity \"SE5\" for hierarchy \"Execution:inst13\|SE5:b2v_inst2\"" {  } { { "src/Execution.v" "b2v_inst2" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execution:inst13\|ALU:b2v_inst4 " "Info: Elaborating entity \"ALU\" for hierarchy \"Execution:inst13\|ALU:b2v_inst4\"" {  } { { "src/Execution.v" "b2v_inst4" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Execution.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CC\[2\] ALU.v(5) " "Warning (10034): Output port \"CC\[2\]\" at ALU.v(5) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CC\[1\] ALU.v(5) " "Warning (10034): Output port \"CC\[1\]\" at ALU.v(5) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CC\[0\] ALU.v(5) " "Warning (10034): Output port \"CC\[0\]\" at ALU.v(5) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[15\] ALU.v(6) " "Warning (10034): Output port \"Z\[15\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[14\] ALU.v(6) " "Warning (10034): Output port \"Z\[14\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[13\] ALU.v(6) " "Warning (10034): Output port \"Z\[13\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[12\] ALU.v(6) " "Warning (10034): Output port \"Z\[12\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[11\] ALU.v(6) " "Warning (10034): Output port \"Z\[11\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[10\] ALU.v(6) " "Warning (10034): Output port \"Z\[10\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[9\] ALU.v(6) " "Warning (10034): Output port \"Z\[9\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[8\] ALU.v(6) " "Warning (10034): Output port \"Z\[8\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[7\] ALU.v(6) " "Warning (10034): Output port \"Z\[7\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[6\] ALU.v(6) " "Warning (10034): Output port \"Z\[6\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[5\] ALU.v(6) " "Warning (10034): Output port \"Z\[5\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[4\] ALU.v(6) " "Warning (10034): Output port \"Z\[4\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[3\] ALU.v(6) " "Warning (10034): Output port \"Z\[3\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[2\] ALU.v(6) " "Warning (10034): Output port \"Z\[2\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[1\] ALU.v(6) " "Warning (10034): Output port \"Z\[1\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z\[0\] ALU.v(6) " "Warning (10034): Output port \"Z\[0\]\" at ALU.v(6) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[15\] ALU.v(7) " "Warning (10034): Output port \"OF\[15\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[14\] ALU.v(7) " "Warning (10034): Output port \"OF\[14\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[13\] ALU.v(7) " "Warning (10034): Output port \"OF\[13\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[12\] ALU.v(7) " "Warning (10034): Output port \"OF\[12\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[11\] ALU.v(7) " "Warning (10034): Output port \"OF\[11\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[10\] ALU.v(7) " "Warning (10034): Output port \"OF\[10\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[9\] ALU.v(7) " "Warning (10034): Output port \"OF\[9\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[8\] ALU.v(7) " "Warning (10034): Output port \"OF\[8\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[7\] ALU.v(7) " "Warning (10034): Output port \"OF\[7\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[6\] ALU.v(7) " "Warning (10034): Output port \"OF\[6\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[5\] ALU.v(7) " "Warning (10034): Output port \"OF\[5\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[4\] ALU.v(7) " "Warning (10034): Output port \"OF\[4\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[3\] ALU.v(7) " "Warning (10034): Output port \"OF\[3\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[2\] ALU.v(7) " "Warning (10034): Output port \"OF\[2\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[1\] ALU.v(7) " "Warning (10034): Output port \"OF\[1\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OF\[0\] ALU.v(7) " "Warning (10034): Output port \"OF\[0\]\" at ALU.v(7) has no driver" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[15\] GND " "Warning (13410): Pin \"RS1_DATA\[15\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[14\] GND " "Warning (13410): Pin \"RS1_DATA\[14\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[13\] GND " "Warning (13410): Pin \"RS1_DATA\[13\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[12\] GND " "Warning (13410): Pin \"RS1_DATA\[12\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[11\] GND " "Warning (13410): Pin \"RS1_DATA\[11\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[10\] GND " "Warning (13410): Pin \"RS1_DATA\[10\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[9\] GND " "Warning (13410): Pin \"RS1_DATA\[9\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[8\] GND " "Warning (13410): Pin \"RS1_DATA\[8\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[7\] GND " "Warning (13410): Pin \"RS1_DATA\[7\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[6\] GND " "Warning (13410): Pin \"RS1_DATA\[6\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[5\] GND " "Warning (13410): Pin \"RS1_DATA\[5\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[4\] GND " "Warning (13410): Pin \"RS1_DATA\[4\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[3\] GND " "Warning (13410): Pin \"RS1_DATA\[3\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[2\] GND " "Warning (13410): Pin \"RS1_DATA\[2\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[1\] GND " "Warning (13410): Pin \"RS1_DATA\[1\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS1_DATA\[0\] GND " "Warning (13410): Pin \"RS1_DATA\[0\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 88 1144 1326 104 "RS1_DATA\[15..0\]" "" } { 240 1056 1183 256 "RS1_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[15\] GND " "Warning (13410): Pin \"RS2_DATA\[15\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[14\] GND " "Warning (13410): Pin \"RS2_DATA\[14\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[13\] GND " "Warning (13410): Pin \"RS2_DATA\[13\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[12\] GND " "Warning (13410): Pin \"RS2_DATA\[12\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[11\] GND " "Warning (13410): Pin \"RS2_DATA\[11\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[10\] GND " "Warning (13410): Pin \"RS2_DATA\[10\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[9\] GND " "Warning (13410): Pin \"RS2_DATA\[9\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[8\] GND " "Warning (13410): Pin \"RS2_DATA\[8\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[7\] GND " "Warning (13410): Pin \"RS2_DATA\[7\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[6\] GND " "Warning (13410): Pin \"RS2_DATA\[6\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[5\] GND " "Warning (13410): Pin \"RS2_DATA\[5\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[4\] GND " "Warning (13410): Pin \"RS2_DATA\[4\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[3\] GND " "Warning (13410): Pin \"RS2_DATA\[3\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[2\] GND " "Warning (13410): Pin \"RS2_DATA\[2\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[1\] GND " "Warning (13410): Pin \"RS2_DATA\[1\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RS2_DATA\[0\] GND " "Warning (13410): Pin \"RS2_DATA\[0\]\" is stuck at GND" {  } { { "src/LC3.bdf" "" { Schematic "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.bdf" { { 112 1144 1326 128 "RS2_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instruction_Fetch:inst11\|reg16:Inst_Reg\|DATA_OUT\[5\] " "Info: Register \"Instruction_Fetch:inst11\|reg16:Inst_Reg\|DATA_OUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instruction_Fetch:inst11\|Instram:inst5\|instruction\[5\] " "Info: Register \"Instruction_Fetch:inst11\|Instram:inst5\|instruction\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instruction_Fetch:inst11\|reg16:Inst_Reg\|DATA_OUT\[4\] " "Info: Register \"Instruction_Fetch:inst11\|reg16:Inst_Reg\|DATA_OUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instruction_Fetch:inst11\|Instram:inst5\|instruction\[4\] " "Info: Register \"Instruction_Fetch:inst11\|Instram:inst5\|instruction\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instruction_Fetch:inst11\|reg16:Inst_Reg\|DATA_OUT\[3\] " "Info: Register \"Instruction_Fetch:inst11\|reg16:Inst_Reg\|DATA_OUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instruction_Fetch:inst11\|Instram:inst5\|instruction\[3\] " "Info: Register \"Instruction_Fetch:inst11\|Instram:inst5\|instruction\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/LC3.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/LC3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Info: Implemented 0 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 16 12:55:44 2009 " "Info: Processing ended: Sat May 16 12:55:44 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
