Command: /home/stu02/project/vcs_test/simv -ucli -sml=verdi +fsdb+gate=off +fsdb+delta=2 -ucli2Proc -lca -l /home/stu02/project/vcs_test/VerdiLog/sim.log
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2_Full64; Runtime version N-2017.12-SP2_Full64;  Feb 11 23:38 2020

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /root/synopsys/verdi/Verdi_N-2017.12-SP2/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/stu02/project/vcs_test/inter.fsdb}; fsdbDumpflush;
*Verdi* Loading libsscore_vcs201712.so
FSDB Dumper for VCS, Release Verdi_N-2017.12-SP2, Linux x86_64/64bit, 05/27/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/stu02/project/vcs_test/inter.fsdb'
*Verdi* : Enable dumping region information.
*Verdi* : Enable dumping glitch values.
*Verdi* : Enable dumping value change sequence.
*Verdi* : Flush all FSDB Files at 0 s.

ucli% sps_interactive
*Verdi* : Enable RPC Server(28837)

ucli% ucliCore::getToolPID
28837
ucli% ucliCore::getToolPID
28837
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
28837
ucli% pid
28851
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.stu02.28837 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 s.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 s.

ucli% senv
activeDomain: Verilog
activeFile: 
activeFrame: 
activeLine: 0
activeScope: cnter_tb
activeThread: 
endCol: 0
file: 
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 0
logFilename: /home/stu02/project/vcs_test/VerdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 28837
scope: cnter_tb
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 s
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
*Verdi* : Begin traversing the scope (cnter_tb), layer (0).
*Verdi* : End of traversing.
$finish called from file "cnter_tb.v", line 17.
$finish at simulation time                 1013
Simulation complete, time is 1013.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
28837
ucli% save::getUserdefinedProcs
::ipi_get_str ::fsdbDumpMDAByFile ::fsdbDumpMDA ::fsdbDumpMemNow ::fsdbAutoSwitchDumpfile ::sps_interactive ::fsdbDumpfile ::stateVerdiChangeCB ::fsdbDumpSingle ::ipi_begin ::fsdbDumpoff ::fsdbDumplimit ::fsdbDumpPattern ::ipi_handle ::fsdbDumpvarsByFile ::fsdbDumpMDAInScope ::fsdbAddRuntimeSignal ::fsdbDumpSC ::ridbDump ::fsdbDumpSVAoff ::fsdbSuppress ::fsdbDumpvars ::fsdbDumpMDAOnChange ::ipi_control ::fsdbDumpMem ::ipi_handle_by_name ::fsdbDumpMemInScope ::fsdbDumpFinish ::fsdbDumpon ::LoadFSDBDumpCmd ::fsdbDumpPSL ::fsdbDumpSVA ::ipi_end ::fsdbDumpSVAon ::fsdbDumpClassObjectByFile ::fsdbDumpPSLon ::ipi_get_int64 ::fsdbSubstituteHier ::ipi_get_value ::ipi_iterate ::fsdbDumpMemInFile ::fsdbDumpflush ::ipi_scan ::fsdbDumpPSLoff ::fsdbDumpClassObject ::fsdbDumpvarsToFile ::fsdbDumpStrength ::fsdbSwitchDumpfile ::fsdbDumpvarsES ::fsdbDisplay ::ipi_handle_free ::ipi_get ::fsdbDumpMDANow ::ipi_init_play_tcl ::fsdbDumpIO
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 1,013 s.

ucli% senv
activeDomain: Verilog
activeFile: 
activeFrame: 
activeLine: 0
activeScope: cnter_tb
activeThread: 
endCol: 0
file: 
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 0
logFilename: /home/stu02/project/vcs_test/VerdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 28837
scope: cnter_tb
startCol: 0
state: stopped
thread: 
time: 1013
timePrecision: 1 s
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1013
CPU Time:      0.080 seconds;       Data structure size:   0.0Mb
Tue Feb 11 23:39:19 2020

VERDI_SIM_Terminated

