{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557100212444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557100212452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:50:12 2019 " "Processing started: Sun May 05 19:50:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557100212452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100212452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XGA_Graphics -c XGA_Graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off XGA_Graphics -c XGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100212452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557100213613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557100213613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plhit.v 1 1 " "Found 1 design units, including 1 entities, in source file plhit.v" { { "Info" "ISGN_ENTITY_NAME" "1 plhit " "Found entity 1: plhit" {  } { { "plhit.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/plhit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file colcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 colcheck " "Found entity 1: colcheck" {  } { { "colcheck.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/colcheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rockpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file rockpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 rockpixel " "Found entity 1: rockpixel" {  } { { "rockpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rockmover.v 1 1 " "Found 1 design units, including 1 entities, in source file rockmover.v" { { "Info" "ISGN_ENTITY_NAME" "1 rockmover " "Found entity 1: rockmover" {  } { { "rockmover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockmover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lazermover.v 1 1 " "Found 1 design units, including 1 entities, in source file lazermover.v" { { "Info" "ISGN_ENTITY_NAME" "1 lazermover " "Found entity 1: lazermover" {  } { { "lazermover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/lazermover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laserpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file laserpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lazerpixel " "Found entity 1: lazerpixel" {  } { { "laserpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/laserpixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waterpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file waterpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 waterpixel " "Found entity 1: waterpixel" {  } { { "waterpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watermover.v 1 1 " "Found 1 design units, including 1 entities, in source file watermover.v" { { "Info" "ISGN_ENTITY_NAME" "1 watermover " "Found entity 1: watermover" {  } { { "watermover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/watermover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xga_graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file xga_graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 XGA_Graphics " "Found entity 1: XGA_Graphics" {  } { { "xga_graphics.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "planepixel.v 1 1 " "Found 1 design units, including 1 entities, in source file planepixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 planepixel " "Found entity 1: planepixel" {  } { { "planepixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "planemover.v 1 1 " "Found 1 design units, including 1 entities, in source file planemover.v" { { "Info" "ISGN_ENTITY_NAME" "1 planemover " "Found entity 1: planemover" {  } { { "planemover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planemover.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vesasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vesasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vesasync " "Found entity 1: vesasync" {  } { { "vesasync.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/vesasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Found entity 1: clockgen" {  } { { "clockgen.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen_0002 " "Found entity 1: clockgen_0002" {  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557100228632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100228632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collall xga_graphics.v(64) " "Verilog HDL Implicit Net warning at xga_graphics.v(64): created implicit net for \"collall\"" {  } { { "xga_graphics.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XGA_Graphics " "Elaborating entity \"XGA_Graphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557100228751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen clockgen:my_clockgen " "Elaborating entity \"clockgen\" for hierarchy \"clockgen:my_clockgen\"" {  } { { "xga_graphics.v" "my_clockgen" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen_0002 clockgen:my_clockgen\|clockgen_0002:clockgen_inst " "Elaborating entity \"clockgen_0002\" for hierarchy \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\"" {  } { { "clockgen.v" "clockgen_inst" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "clockgen/clockgen_0002.v" "altera_pll_i" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228857 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557100228861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clockgen:my_clockgen\|clockgen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 75.000000 MHz " "Parameter \"output_clock_frequency0\" = \"75.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557100228862 ""}  } { { "clockgen/clockgen_0002.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/clockgen/clockgen_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557100228862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vesasync vesasync:myvesa " "Elaborating entity \"vesasync\" for hierarchy \"vesasync:myvesa\"" {  } { { "xga_graphics.v" "myvesa" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vesasync.v(48) " "Verilog HDL assignment warning at vesasync.v(48): truncated value with size 32 to match size of target (11)" {  } { { "vesasync.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/vesasync.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228871 "|XGA_Graphics|vesasync:myvesa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vesasync.v(49) " "Verilog HDL assignment warning at vesasync.v(49): truncated value with size 32 to match size of target (11)" {  } { { "vesasync.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/vesasync.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228871 "|XGA_Graphics|vesasync:myvesa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colcheck colcheck:c1 " "Elaborating entity \"colcheck\" for hierarchy \"colcheck:c1\"" {  } { { "xga_graphics.v" "c1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plhit plhit:cp " "Elaborating entity \"plhit\" for hierarchy \"plhit:cp\"" {  } { { "xga_graphics.v" "cp" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "planemover planemover:planemovemodule " "Elaborating entity \"planemover\" for hierarchy \"planemover:planemovemodule\"" {  } { { "xga_graphics.v" "planemovemodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "planepixel planepixel:planedrawmodule " "Elaborating entity \"planepixel\" for hierarchy \"planepixel:planedrawmodule\"" {  } { { "xga_graphics.v" "planedrawmodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 planepixel.v(19) " "Verilog HDL assignment warning at planepixel.v(19): truncated value with size 32 to match size of target (5)" {  } { { "planepixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228890 "|XGA_Graphics|planepixel:planedrawmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 planepixel.v(20) " "Verilog HDL assignment warning at planepixel.v(20): truncated value with size 32 to match size of target (5)" {  } { { "planepixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228890 "|XGA_Graphics|planepixel:planedrawmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lazermover lazermover:lazermovemodule " "Elaborating entity \"lazermover\" for hierarchy \"lazermover:lazermovemodule\"" {  } { { "xga_graphics.v" "lazermovemodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lazerpixel lazerpixel:lazerdrawmodule " "Elaborating entity \"lazerpixel\" for hierarchy \"lazerpixel:lazerdrawmodule\"" {  } { { "xga_graphics.v" "lazerdrawmodule" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 laserpixel.v(20) " "Verilog HDL assignment warning at laserpixel.v(20): truncated value with size 32 to match size of target (3)" {  } { { "laserpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/laserpixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228899 "|XGA_Graphics|lazerpixel:lazerdrawmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 laserpixel.v(21) " "Verilog HDL assignment warning at laserpixel.v(21): truncated value with size 32 to match size of target (3)" {  } { { "laserpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/laserpixel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228899 "|XGA_Graphics|lazerpixel:lazerdrawmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rockmover rockmover:rockmovemodule1 " "Elaborating entity \"rockmover\" for hierarchy \"rockmover:rockmovemodule1\"" {  } { { "xga_graphics.v" "rockmovemodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rockmover.v(46) " "Verilog HDL assignment warning at rockmover.v(46): truncated value with size 32 to match size of target (11)" {  } { { "rockmover.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockmover.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228903 "|XGA_Graphics|rockmover:rockmovemodule1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rockpixel rockpixel:rockdrawmodule1 " "Elaborating entity \"rockpixel\" for hierarchy \"rockpixel:rockdrawmodule1\"" {  } { { "xga_graphics.v" "rockdrawmodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rockpixel.v(20) " "Verilog HDL assignment warning at rockpixel.v(20): truncated value with size 32 to match size of target (5)" {  } { { "rockpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228928 "|XGA_Graphics|rockpixel:rockdrawmodule1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rockpixel.v(21) " "Verilog HDL assignment warning at rockpixel.v(21): truncated value with size 32 to match size of target (5)" {  } { { "rockpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228929 "|XGA_Graphics|rockpixel:rockdrawmodule1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watermover watermover:watermovemodule1 " "Elaborating entity \"watermover\" for hierarchy \"watermover:watermovemodule1\"" {  } { { "xga_graphics.v" "watermovemodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waterpixel waterpixel:waterdrawmodule1 " "Elaborating entity \"waterpixel\" for hierarchy \"waterpixel:waterdrawmodule1\"" {  } { { "xga_graphics.v" "waterdrawmodule1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/xga_graphics.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100228945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 waterpixel.v(20) " "Verilog HDL assignment warning at waterpixel.v(20): truncated value with size 32 to match size of target (7)" {  } { { "waterpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228946 "|XGA_Graphics|waterpixel:waterdrawmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 waterpixel.v(21) " "Verilog HDL assignment warning at waterpixel.v(21): truncated value with size 32 to match size of target (7)" {  } { { "waterpixel.v" "" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557100228946 "|XGA_Graphics|waterpixel:waterdrawmodule"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "30 " "Found 30 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule20\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule20\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule19\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule19\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule18\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule18\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule17\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule17\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule16\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule16\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule15\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule15\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule14\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule14\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule13\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule13\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule12\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule12\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule11\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule11\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule10\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule10\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule9\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule9\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule8\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule8\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule7\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule7\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule6\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule6\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule5\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule4\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule3\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule2\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "waterpixel:waterdrawmodule1\|Ram0 " "RAM logic \"waterpixel:waterdrawmodule1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "waterpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/waterpixel.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule3\|Ram0 " "RAM logic \"rockpixel:rockdrawmodule3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule3\|Ram1 " "RAM logic \"rockpixel:rockdrawmodule3\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule2\|Ram0 " "RAM logic \"rockpixel:rockdrawmodule2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule2\|Ram1 " "RAM logic \"rockpixel:rockdrawmodule2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule1\|Ram0 " "RAM logic \"rockpixel:rockdrawmodule1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rockpixel:rockdrawmodule1\|Ram1 " "RAM logic \"rockpixel:rockdrawmodule1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "rockpixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/rockpixel.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram0 " "RAM logic \"planepixel:planedrawmodule\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram0" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram1 " "RAM logic \"planepixel:planedrawmodule\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram1" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 70 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram2 " "RAM logic \"planepixel:planedrawmodule\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram2" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 106 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "planepixel:planedrawmodule\|Ram3 " "RAM logic \"planepixel:planedrawmodule\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "planepixel.v" "Ram3" { Text "C:/Users/Can Alp/dd2/homework-10-canm7/finalproject/planepixel.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557100230059 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1557100230059 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557100233143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557100236497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557100244428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557100244908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557100244908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2190 " "Implemented 2190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557100245371 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557100245371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2155 " "Implemented 2155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557100245371 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557100245371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557100245371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557100245476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:50:45 2019 " "Processing ended: Sun May 05 19:50:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557100245476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557100245476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557100245476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557100245476 ""}
