Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/stefan/HDD/Vivado/2016.3/bin/unwrapped/lnx64.o/xelab -wto 47bb1e72a4d545e8a4d2cbc7f2792532 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot simulation_design_wrapper_tb_behav xil_defaultlib.simulation_design_wrapper_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <DB_MB> does not exist in entity <simulation_design>.  Please compare the definition of block <simulation_design> to its component declaration and its instantion to detect the mismatch. [/home/stefan/PWM/PWM.srcs/sources_1/bd/simulation_design/hdl/simulation_design_wrapper.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simulation_design_wrapper_tb in library work failed.
