{
    "DESIGN_NAME": "acsu",
    "VERILOG_FILES": "dir::../rtl/acsu.v",
    

    "CLOCK_PORT": null,
    "CLOCK_PERIOD": 12.5,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",

    "RUN_CTS": false,

    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PNR_SDC_FILE": "dir::constraints.sdc",
    "RUN_ANTENNA_REPAIR": true,
    "RUN_HEURISTIC_DIODE_INSERTION": true,

    "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,
    "MAX_FANOUT_CONSTRAINT": 6
}