0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Chiara/Desktop/LAE_TDC_project/DelayLine/bench/tb_Carry4_DelayLine.v,1592294549,systemVerilog,,,,tb_Carry4_DelayLine,,,,,,,,
C:/Users/Chiara/Desktop/LAE_TDC_project/DelayLine/rtl/Carry4_DelayLine.v,1592054975,systemVerilog,,,,Carry4_DelayLine,,,,,,,,
C:/Xilinx/Vivado/2019.2/data/verilog/src/glbl.v,1573089660,systemVerilog,,,,glbl,,,,,,,,
