sck_div	,	V_56
FRAME_GEN_ENABLE	,	V_112
MSP_SRG	,	V_67
ux500_msp	,	V_1
rx_clk_pol	,	V_53
MSP_ITCR_TESTFIFO	,	V_123
TX_CLK_SEL_MASK	,	V_138
comparison_value	,	V_99
RX_FIFO_ENABLE_MASK	,	V_143
enable_msp	,	F_26
dev	,	V_40
"%s: ERROR: enable_msp failed (%d)!\n"	,	L_14
MSP_TCF	,	V_22
MSP_IODLY	,	V_111
frame_sync_ignore	,	V_20
reg_val_MCR	,	V_71
frame_width	,	V_57
set_prot_desc_tx	,	F_1
capture_dma_data	,	V_104
disable_msp_tx	,	F_33
setup_bitclk	,	F_21
stedma40_chan_cfg	,	V_185
of_node	,	V_190
GFP_KERNEL	,	V_183
dir_busy	,	V_135
ux500_msp_i2s_open	,	F_30
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_173
MSP_DIR_TX	,	V_47
pdata	,	V_182
MSP_FSYNC_POL	,	F_10
"%s: ERROR: MSP TX-mode is not configured!"	,	L_9
"%s: Error: No direction selected!\n"	,	L_11
"%s: Error: TX is in use!\n"	,	L_12
tx_clk_sel	,	V_148
device_node	,	V_188
MSP_PCM_PROTOCOL	,	V_59
SNDRV_PCM_TRIGGER_START	,	V_171
"%s: Error: RX is in use!\n"	,	L_13
SNDRV_PCM_TRIGGER_STOP	,	V_175
MSP_MCR	,	V_75
tx_half_word_swap	,	V_18
MSP_PCM_COMPAND_PROTOCOL	,	V_60
tx_busy	,	V_133
EBUSY	,	V_136
rx_channel_3_enable	,	V_93
default_protdesc	,	V_37
set_prot_desc_rx	,	F_15
MSP_INVALID_PROTOCOL	,	V_39
msp_protdesc	,	V_3
MSP_DATA_BITS_DEFAULT	,	V_44
f_inputclk	,	V_61
TMCEN_BIT	,	V_76
rx_comparison_enable_mode	,	V_95
rx_data_delay	,	V_29
rx_frame_len_1	,	V_25
rx_frame_len_2	,	V_26
MSP_STATE_CONFIGURED	,	V_158
rx_phase_mode	,	V_23
tx_fifo_config	,	V_153
comparison_mask	,	V_97
ux500_msp_i2s_cleanup_msp	,	F_44
ux500_msp_i2s_of_init_msp	,	F_38
tx_phase_mode	,	V_8
tx_channel_3_enable	,	V_83
prot_descs	,	V_43
rx_clk_sel	,	V_149
MSP_SET_FSYNC_IGNORE	,	F_13
FRAME_PERIOD_BITS	,	F_23
tx_data_delay	,	V_15
config	,	V_36
platform_device	,	V_178
reg_val_GCR	,	V_54
MSP_FLR	,	V_117
MSP_TSTDR	,	V_126
MSP_RCV	,	V_100
srg_clk_sel	,	V_154
MSP_P2_ELEM_LEN_BITS	,	F_7
LOOPBACK_MASK	,	V_146
dev_dbg	,	F_37
TX_CLK_POL_RISING	,	V_50
dir	,	V_165
enable_bit	,	V_169
"%s: Enter (dir = 0x%01x).\n"	,	L_16
f_bitclk	,	V_68
MSP_DATA_DELAY_BITS	,	F_8
MSP_RCM	,	V_98
multichannel_configured	,	V_103
in_interrupt	,	F_31
MSP_RCF	,	V_34
registers	,	V_21
temp_reg	,	V_7
TX_UNDERRUN_ERR_INT	,	V_164
FRAME_WIDTH_BITS	,	F_22
ret	,	V_191
res	,	V_130
RMCEN_BIT	,	V_86
tx_phase2_start_mode	,	V_9
tx_sel	,	V_131
SRG_CLK_SEL_MASK	,	V_145
RX_SYNC_SEL_MASK	,	V_141
tx_byte_order	,	V_16
SNDRV_PCM_STREAM_PLAYBACK	,	V_174
MSP_DMACR	,	V_107
disable_tx	,	V_166
platform_get_resource	,	F_41
"%s: ERROR: Unable to get resource!\n"	,	L_17
multichannel_config	,	V_72
"%s: ERROR: Open called in interrupt context!\n"	,	L_10
MSP_P2_FRAME_LEN_BITS	,	F_5
rx_byte_order	,	V_30
msp_p	,	V_186
dev_err	,	F_17
configure_multichannel	,	F_25
MSP_TX_CLKPOL_BIT	,	F_19
ux500_msp_i2s_trigger	,	F_35
rx_channel_2_enable	,	V_91
MSP_RX_CLKPOL_BIT	,	F_20
RX_SERVICE_INT	,	V_161
mask	,	V_129
MSP_P1_ELEM_LEN_BITS	,	F_6
RCMPM_BIT	,	V_96
mcfg	,	V_70
TX_FIFO_ENABLE_MASK	,	V_144
rx_busy	,	V_134
start	,	V_197
reg_val_IMSC	,	V_159
TX_ENABLE	,	V_121
reg_val_TSTDR	,	V_120
MSP_SINGLE_PHASE	,	V_74
msp_i2s_dma_tx	,	V_192
disable_msp_rx	,	F_32
tx_channel_1_enable	,	V_79
ux500_msp_i2s_close	,	F_36
"%s: ERROR: Only single-phase supported (RX-mode: %d)!\n"	,	L_6
rx_elem_len_2	,	V_28
rx_elem_len_1	,	V_27
ENOMEM	,	V_184
MSP_P2_ENABLE_BIT	,	F_2
tx_elem_len_2	,	V_14
tx_multichannel_enable	,	V_73
tx_elem_len_1	,	V_13
reg_val_DMACR	,	V_102
tx_rx_addr	,	V_196
frame_period	,	V_64
id	,	V_194
SRG_ENABLE	,	V_58
disable_msp	,	F_34
MSP_P1_FRAME_LEN_BITS	,	F_4
data_size	,	V_6
tx_data_enable	,	V_156
rx_half_word_swap	,	V_32
tx_channel_0_enable	,	V_77
MSP_SET_COMPANDING_MODE	,	F_12
rx_phase2_start_mode	,	V_24
SNDRV_PCM_TRIGGER_RESUME	,	V_172
reg_val_FLR	,	V_114
msp_i2s_dma_rx	,	V_193
tx_channel_2_enable	,	V_81
__func__	,	V_41
msp_state	,	V_157
msp_i2s_platform_data	,	V_180
"%s: ERROR: Invalid data-size requested (data_size = %d)!\n"	,	L_2
cmd	,	V_168
msp_data_size	,	V_5
status	,	V_101
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_177
rx_fsync_sel	,	V_150
TX_SYNC_SEL_MASK	,	V_142
RX_CLK_POL_RISING	,	V_52
RX_CLK_SEL_MASK	,	V_137
"%s: ERROR: ioremap failed!\n"	,	L_18
SCK_DIV_MASK	,	V_66
rx_multichannel_enable	,	V_85
"%s: ERROR: MSP RX-mode is not configured!"	,	L_8
rx_channel_0_enable	,	V_87
flush_fifo_tx	,	F_29
TX_EXTRA_DELAY_MASK	,	V_147
MSP_DATA_WORD_SWAP	,	F_11
MSP_ITCR_ITEN	,	V_122
MSP_IMSC	,	V_160
rx_fifo_config	,	V_152
compression_mode	,	V_19
RX_FSYNC_MASK	,	V_139
tx_frame_len_2	,	V_11
EINVAL	,	V_42
MSP_RCE3	,	V_94
tx_frame_len_1	,	V_10
TX_FSYNC_MASK	,	V_140
MSP_P2_START_MODE_BIT	,	F_3
rx_fsync_pol	,	V_31
MSP_RCE0	,	V_88
new_reg	,	V_128
MSP_RCE1	,	V_90
MSP_RCE2	,	V_92
RX_ENABLE	,	V_116
clocks_per_frame	,	V_63
udelay	,	F_24
disable_rx	,	V_167
protdesc	,	V_4
MSP_STATE_IDLE	,	V_170
"%s: ERROR: Invalid protocol!\n"	,	L_1
ux500_msp_i2s_init_msp	,	F_40
MSP_DIR_RX	,	V_48
playback_dma_data	,	V_106
loopback_enable	,	V_155
msp	,	V_2
"%s: WARN: configure_multichannel failed (%d)!\n"	,	L_7
MSP_SET_ENDIANNES_BIT	,	F_9
pdev	,	V_179
tx_fsync_pol	,	V_17
protocol	,	V_38
u32	,	T_1
iodelay	,	V_110
limit	,	V_115
def_elem_len	,	V_12
configure_protocol	,	F_16
flush_fifo_rx	,	F_28
MSP_DR	,	V_119
RX_DMA_ENABLE	,	V_108
TX_FIFO_EMPTY	,	V_125
resource	,	V_187
tx_fsync_sel	,	V_151
MSP_I2S_PROTOCOL	,	V_65
MSP_TCE0	,	V_78
TX_DMA_ENABLE	,	V_109
old_reg	,	V_127
rx_sel	,	V_132
MSP_TCE2	,	V_82
MSP_TCE1	,	V_80
msp_multichannel_config	,	V_69
MSP_DATA_BITS_32	,	V_45
MSP_TCE3	,	V_84
RX_FIFO_EMPTY	,	V_118
tx_clk_pol	,	V_51
devm_kzalloc	,	F_39
np	,	V_189
frame_per	,	V_55
"%s: ERROR: Invalid protocol (%d)!\n"	,	L_4
expansion_mode	,	V_33
MSP_ITCR	,	V_124
RX_OVERRUN_ERROR_INT	,	V_162
frame_freq	,	V_62
MSP_GCR	,	V_49
reg_val_DR	,	V_113
TX_SERVICE_INT	,	V_163
rx_channel_1_enable	,	V_89
"%s: Enter (id = %d).\n"	,	L_19
IORESOURCE_MEM	,	V_195
"%s: ERROR: Only single-phase supported (TX-mode: %d)!\n"	,	L_5
direction	,	V_46
"%s: ERROR: Unknown protocol (%d)!\n"	,	L_3
readl	,	F_18
writel	,	F_14
devm_ioremap	,	F_42
ux500_msp_config	,	V_35
dev_warn	,	F_27
dma_cfg	,	V_105
resource_size	,	F_43
platform_data	,	V_181
SNDRV_PCM_TRIGGER_SUSPEND	,	V_176
"%s: ERROR: MSP is not configured!\n"	,	L_15
