{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/b6a29f775c844a0f8080df1a545b603e.lib ",
   "modules": {
      "\\user_project_wrapper": {
         "num_wires":         19,
         "num_wire_bits":     637,
         "num_pub_wires":     19,
         "num_pub_wire_bits": 637,
         "num_ports":         19,
         "num_port_bits":     637,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1,
         "num_cells_by_type": {
            "user_project": 1
         }
      }
   },
      "design": {
         "num_wires":         19,
         "num_wire_bits":     637,
         "num_pub_wires":     19,
         "num_pub_wire_bits": 637,
         "num_ports":         19,
         "num_port_bits":     637,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1,
         "num_cells_by_type": {
            "user_project": 1
         }
      }
}

