[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/sprom.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/sprom.v
%3Cclass%3E=100
%3Cbasename%3E=sprom
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=init_file, numwords_a, widthad_a, width_a, outdata_reg_a
%3CportOrder%3E=address, clock, q
address\category=117
address\port=1
address\alias=address
address\type\Subtype\mark1=ieee::std_logic_vector
address\type\Subtype\mark2=ieee::std_logic_vector
address\type\Subtype\constraint\0\Range\dir=false
address\type\Subtype\constraint\0\Range\left\Binop\op=423
address\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=sprom::widthad_a
address\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
address\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
address\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
address\type\Subtype\constraint\0\Range\right\Constant\value=0
address\type\Subtype\constraint\0\Range\right\Constant\units=
address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
altsyncram\category=105
altsyncram\port=0
altsyncram\alias=altsyncram
altsyncram_component\category=105
altsyncram_component\port=0
altsyncram_component\alias=altsyncram_component
clock\category=117
clock\port=1
clock\alias=clock
clock\type\Subtype\mark1=ieee::std_logic
clock\type\Subtype\mark2=ieee::std_logic
init_file\category=111
init_file\port=0
init_file\alias=init_file
init_file\type\Subtype\mark1=ieee::string
init_file\type\Subtype\mark2=ieee::string
init_file\init\Constant\value=\"\"
init_file\init\Constant\units=
init_file\init\Constant\typeClass=0
numwords_a\category=111
numwords_a\port=0
numwords_a\alias=numwords_a
numwords_a\type\Subtype\mark1=ieee::natural
numwords_a\type\Subtype\mark2=ieee::natural
numwords_a\init\Constant\value=0
numwords_a\init\Constant\units=
numwords_a\init\Constant\typeClass=304
outdata_reg_a\category=111
outdata_reg_a\port=0
outdata_reg_a\alias=outdata_reg_a
outdata_reg_a\type\Subtype\mark1=ieee::string
outdata_reg_a\type\Subtype\mark2=ieee::string
outdata_reg_a\init\Constant\value=\"UNREGISTERED\"
outdata_reg_a\init\Constant\units=
outdata_reg_a\init\Constant\typeClass=0
q\category=117
q\port=2
q\alias=q
q\type\Subtype\mark1=ieee::std_logic_vector
q\type\Subtype\mark2=ieee::std_logic_vector
q\type\Subtype\constraint\0\Range\dir=false
q\type\Subtype\constraint\0\Range\left\Binop\op=423
q\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=sprom::width_a
q\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
q\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
q\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
q\type\Subtype\constraint\0\Range\right\Constant\value=0
q\type\Subtype\constraint\0\Range\right\Constant\units=
q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sprom\category=100
sprom\port=0
sprom\alias=sprom
sub_wire0\category=117
sub_wire0\port=0
sub_wire0\alias=sub_wire0
sub_wire0\type\Subtype\mark1=ieee::std_logic_vector
sub_wire0\type\Subtype\mark2=ieee::std_logic_vector
sub_wire0\type\Subtype\constraint\0\Range\dir=false
sub_wire0\type\Subtype\constraint\0\Range\left\Binop\op=423
sub_wire0\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=sprom::width_a
sub_wire0\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
sub_wire0\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
sub_wire0\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\value=0
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\units=
sub_wire0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
syn\category=101
syn\port=0
syn\alias=SYN
width_a\category=111
width_a\port=0
width_a\alias=width_a
width_a\type\Subtype\mark1=ieee::natural
width_a\type\Subtype\mark2=ieee::natural
width_a\init\Constant\value=8
width_a\init\Constant\units=
width_a\init\Constant\typeClass=304
widthad_a\category=111
widthad_a\port=0
widthad_a\alias=widthad_a
widthad_a\type\Subtype\mark1=ieee::natural
widthad_a\type\Subtype\mark2=ieee::natural
%3ChasCode%3E=true
