
STM32WithoutLibrary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ea8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000fb4  08000fb4  00010fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000fd8  08000fd8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000fd8  08000fd8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fd8  08000fd8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fd8  08000fd8  00010fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000fdc  08000fdc  00010fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000fe0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08000fec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000fec  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000026f1  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000b39  00000000  00000000  00022726  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000370  00000000  00000000  00023260  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002f8  00000000  00000000  000235d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011de4  00000000  00000000  000238c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000325d  00000000  00000000  000356ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000615b3  00000000  00000000  00038909  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00099ebc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000bd4  00000000  00000000  00099f38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000f9c 	.word	0x08000f9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000f9c 	.word	0x08000f9c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b090      	sub	sp, #64	; 0x40
 8000150:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 f9a5 	bl	80004a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f8ab 	bl	80002b0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  uint32_t * RCC_APB2ENR = (uint32_t *)(RCC_BASE + 0x18UL); //
 800015a:	4b46      	ldr	r3, [pc, #280]	; (8000274 <main+0x128>)
 800015c:	63fb      	str	r3, [r7, #60]	; 0x3c

  *RCC_APB2ENR |= 0x0000000d+(1 << 11); //PORTA clock enabled TIM1 Clock Enabled...
 800015e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000166:	f043 030d 	orr.w	r3, r3, #13
 800016a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800016c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100);
 800016e:	2064      	movs	r0, #100	; 0x64
 8000170:	f000 f9f8 	bl	8000564 <HAL_Delay>

  uint32_t * RCC_APB1ENR = (uint32_t *)(RCC_BASE+0x1CUL); //
 8000174:	4b40      	ldr	r3, [pc, #256]	; (8000278 <main+0x12c>)
 8000176:	63bb      	str	r3, [r7, #56]	; 0x38

  *RCC_APB1ENR |= 0x1;//TIM2 clock enable
 8000178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	f043 0201 	orr.w	r2, r3, #1
 8000180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000182:	601a      	str	r2, [r3, #0]

  uint32_t * TIMx_BDTR = (uint32_t *)(TIM1_BASE + 0x44UL); //
 8000184:	4b3d      	ldr	r3, [pc, #244]	; (800027c <main+0x130>)
 8000186:	637b      	str	r3, [r7, #52]	; 0x34

  	  *TIMx_BDTR = (1 << 15) |(1 << 14);
 8000188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800018a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800018e:	601a      	str	r2, [r3, #0]
  HAL_Delay(250);
 8000190:	20fa      	movs	r0, #250	; 0xfa
 8000192:	f000 f9e7 	bl	8000564 <HAL_Delay>





  uint32_t * GPIOA_CRL = (uint32_t *)(GPIOA_BASE); //For PA14
 8000196:	4b3a      	ldr	r3, [pc, #232]	; (8000280 <main+0x134>)
 8000198:	633b      	str	r3, [r7, #48]	; 0x30

  uint32_t * GPIOA_CRH = (uint32_t *)(GPIOA_BASE + 0x4); //For PA14
 800019a:	4b3a      	ldr	r3, [pc, #232]	; (8000284 <main+0x138>)
 800019c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t * GPIOA_ODR = (uint32_t *)(GPIOA_BASE + 0xc);
 800019e:	4b3a      	ldr	r3, [pc, #232]	; (8000288 <main+0x13c>)
 80001a0:	62bb      	str	r3, [r7, #40]	; 0x28
  //PA14 output, push pull
  *GPIOA_CRL &= 0xffffff00; //PWM pins are alternate push pull
 80001a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80001aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80001ac:	601a      	str	r2, [r3, #0]
  *GPIOA_CRL |= 0x000000aa;
 80001ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	f043 02aa 	orr.w	r2, r3, #170	; 0xaa
 80001b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80001b8:	601a      	str	r2, [r3, #0]


  *GPIOA_CRH &= 0x00ffff0f;
 80001ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80001c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80001c8:	6013      	str	r3, [r2, #0]
  *GPIOA_CRH |= 0xaa0000a0;
 80001ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
 80001d2:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80001d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80001d8:	6013      	str	r3, [r2, #0]


  //Timer is fed with 8MHZ clock
  uint32_t * TIMx_CR1 = (uint32_t * )(TIM2_BASE);
 80001da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t * TIMx_CR2 = (uint32_t * ) (TIM2_BASE+0x4UL);
 80001e0:	4b2a      	ldr	r3, [pc, #168]	; (800028c <main+0x140>)
 80001e2:	623b      	str	r3, [r7, #32]
  //CC1IF: Capture/compare 1 interrupt flag
  //If channel CC1 is configured as output:
  //This flag is set by hardware when the counter matches the compare value, with some
  //exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register
  //description). It is cleared by software.
  uint32_t * TIMx_SR = (uint32_t * ) (TIM2_BASE+0x10UL);
 80001e4:	4b2a      	ldr	r3, [pc, #168]	; (8000290 <main+0x144>)
 80001e6:	61fb      	str	r3, [r7, #28]


  uint32_t * TIMx_CCMR1 = (uint32_t*) (TIM2_BASE+0x18UL);
 80001e8:	4b2a      	ldr	r3, [pc, #168]	; (8000294 <main+0x148>)
 80001ea:	61bb      	str	r3, [r7, #24]
  uint32_t * TIMx_CCER = (uint32_t*) (TIM2_BASE+0x20UL);
 80001ec:	4b2a      	ldr	r3, [pc, #168]	; (8000298 <main+0x14c>)
 80001ee:	617b      	str	r3, [r7, #20]
  uint32_t * TIMx_CNT = (uint32_t*)(TIM2_BASE+0x24UL);
 80001f0:	4b2a      	ldr	r3, [pc, #168]	; (800029c <main+0x150>)
 80001f2:	613b      	str	r3, [r7, #16]
  uint32_t * TIMx_PSC = (uint32_t*)(TIM2_BASE+0x28UL);
 80001f4:	4b2a      	ldr	r3, [pc, #168]	; (80002a0 <main+0x154>)
 80001f6:	60fb      	str	r3, [r7, #12]
  uint32_t * TIMx_ARR = (uint32_t*)(TIM2_BASE+0x2cUL);
 80001f8:	4b2a      	ldr	r3, [pc, #168]	; (80002a4 <main+0x158>)
 80001fa:	60bb      	str	r3, [r7, #8]
  uint32_t * TIMx_CCR1 = (uint32_t*)(TIM2_BASE+0x38UL); //actually CCR2
 80001fc:	4b2a      	ldr	r3, [pc, #168]	; (80002a8 <main+0x15c>)
 80001fe:	607b      	str	r3, [r7, #4]
  uint32_t * TIMx_RCR = (uint32_t*)(TIM2_BASE+0x30UL);
 8000200:	4b2a      	ldr	r3, [pc, #168]	; (80002ac <main+0x160>)
 8000202:	603b      	str	r3, [r7, #0]
  *TIMx_RCR = 0; //Repetition value
 8000204:	683b      	ldr	r3, [r7, #0]
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]




  *TIMx_CNT = 0;
 800020a:	693b      	ldr	r3, [r7, #16]
 800020c:	2200      	movs	r2, #0
 800020e:	601a      	str	r2, [r3, #0]

  //master modde reset, CCx DMA request sent when CCx event occurs
  *TIMx_CR2 = 0;
 8000210:	6a3b      	ldr	r3, [r7, #32]
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]



  //PWM mode 1, preload enabled, fast enabled, CCPR1 output
  //*TIMx_CCMR1 = 0b110_1_1_00;
  *TIMx_CCMR1 = (0b1101100 << 8); //CCP2 output
 8000216:	69bb      	ldr	r3, [r7, #24]
 8000218:	f44f 42d8 	mov.w	r2, #27648	; 0x6c00
 800021c:	601a      	str	r2, [r3, #0]

// CCP1 output active high, output enable = 1
  *TIMx_CCER = 3 << 3; //CCP2 out enabled..
 800021e:	697b      	ldr	r3, [r7, #20]
 8000220:	2218      	movs	r2, #24
 8000222:	601a      	str	r2, [r3, #0]

  *TIMx_PSC = 2000;
 8000224:	68fb      	ldr	r3, [r7, #12]
 8000226:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800022a:	601a      	str	r2, [r3, #0]
  *TIMx_ARR = 1000;
 800022c:	68bb      	ldr	r3, [r7, #8]
 800022e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000232:	601a      	str	r2, [r3, #0]
  *TIMx_CCR1 = 800;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f44f 7248 	mov.w	r2, #800	; 0x320
 800023a:	601a      	str	r2, [r3, #0]


  //FLCK/4, ARPE - auot Reload buffer enabled- edge aligned, up counter , counter does not stop at event
   //Only overflow underflow will generate event, update will occur, counter enabled...
   //TIMx_CR1 = 0b10_1_00_0_0_1_0_1;
   *TIMx_CR1 = 0b1010000101;
 800023c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800023e:	f240 2285 	movw	r2, #645	; 0x285
 8000242:	601a      	str	r2, [r3, #0]



  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  *GPIOA_ODR ^= (1 << 15);
 8000244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f483 4200 	eor.w	r2, r3, #32768	; 0x8000
 800024c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800024e:	601a      	str	r2, [r3, #0]

  while (1)
  {
    /* USER CODE END WHILE */
	  *GPIOA_ODR ^= (1 << 14);
 8000250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	f483 4280 	eor.w	r2, r3, #16384	; 0x4000
 8000258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800025a:	601a      	str	r2, [r3, #0]
	  *GPIOA_ODR ^= (1 << 15);
 800025c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	f483 4200 	eor.w	r2, r3, #32768	; 0x8000
 8000264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000266:	601a      	str	r2, [r3, #0]

		  HAL_Delay(1000);
 8000268:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800026c:	f000 f97a 	bl	8000564 <HAL_Delay>
	  *GPIOA_ODR ^= (1 << 14);
 8000270:	e7ee      	b.n	8000250 <main+0x104>
 8000272:	bf00      	nop
 8000274:	40021018 	.word	0x40021018
 8000278:	4002101c 	.word	0x4002101c
 800027c:	40012c44 	.word	0x40012c44
 8000280:	40010800 	.word	0x40010800
 8000284:	40010804 	.word	0x40010804
 8000288:	4001080c 	.word	0x4001080c
 800028c:	40000004 	.word	0x40000004
 8000290:	40000010 	.word	0x40000010
 8000294:	40000018 	.word	0x40000018
 8000298:	40000020 	.word	0x40000020
 800029c:	40000024 	.word	0x40000024
 80002a0:	40000028 	.word	0x40000028
 80002a4:	4000002c 	.word	0x4000002c
 80002a8:	40000038 	.word	0x40000038
 80002ac:	40000030 	.word	0x40000030

080002b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b090      	sub	sp, #64	; 0x40
 80002b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b6:	f107 0318 	add.w	r3, r7, #24
 80002ba:	2228      	movs	r2, #40	; 0x28
 80002bc:	2100      	movs	r1, #0
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 fe64 	bl	8000f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2200      	movs	r2, #0
 80002c8:	601a      	str	r2, [r3, #0]
 80002ca:	605a      	str	r2, [r3, #4]
 80002cc:	609a      	str	r2, [r3, #8]
 80002ce:	60da      	str	r2, [r3, #12]
 80002d0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002d2:	2302      	movs	r3, #2
 80002d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d6:	2301      	movs	r3, #1
 80002d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002da:	2310      	movs	r3, #16
 80002dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002de:	2300      	movs	r3, #0
 80002e0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e2:	f107 0318 	add.w	r3, r7, #24
 80002e6:	4618      	mov	r0, r3
 80002e8:	f000 fa42 	bl	8000770 <HAL_RCC_OscConfig>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002f2:	f000 f818 	bl	8000326 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f6:	230f      	movs	r3, #15
 80002f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002fa:	2300      	movs	r3, #0
 80002fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fe:	2300      	movs	r3, #0
 8000300:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000302:	2300      	movs	r3, #0
 8000304:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f000 fcae 	bl	8000c70 <HAL_RCC_ClockConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800031a:	f000 f804 	bl	8000326 <Error_Handler>
  }
}
 800031e:	bf00      	nop
 8000320:	3740      	adds	r7, #64	; 0x40
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}

08000326 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000326:	b480      	push	{r7}
 8000328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800032a:	bf00      	nop
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr
	...

08000334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000334:	b480      	push	{r7}
 8000336:	b085      	sub	sp, #20
 8000338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <HAL_MspInit+0x5c>)
 800033c:	699b      	ldr	r3, [r3, #24]
 800033e:	4a14      	ldr	r2, [pc, #80]	; (8000390 <HAL_MspInit+0x5c>)
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6193      	str	r3, [r2, #24]
 8000346:	4b12      	ldr	r3, [pc, #72]	; (8000390 <HAL_MspInit+0x5c>)
 8000348:	699b      	ldr	r3, [r3, #24]
 800034a:	f003 0301 	and.w	r3, r3, #1
 800034e:	60bb      	str	r3, [r7, #8]
 8000350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000352:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <HAL_MspInit+0x5c>)
 8000354:	69db      	ldr	r3, [r3, #28]
 8000356:	4a0e      	ldr	r2, [pc, #56]	; (8000390 <HAL_MspInit+0x5c>)
 8000358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800035c:	61d3      	str	r3, [r2, #28]
 800035e:	4b0c      	ldr	r3, [pc, #48]	; (8000390 <HAL_MspInit+0x5c>)
 8000360:	69db      	ldr	r3, [r3, #28]
 8000362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000366:	607b      	str	r3, [r7, #4]
 8000368:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800036a:	4b0a      	ldr	r3, [pc, #40]	; (8000394 <HAL_MspInit+0x60>)
 800036c:	685b      	ldr	r3, [r3, #4]
 800036e:	60fb      	str	r3, [r7, #12]
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800037e:	60fb      	str	r3, [r7, #12]
 8000380:	4a04      	ldr	r2, [pc, #16]	; (8000394 <HAL_MspInit+0x60>)
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000386:	bf00      	nop
 8000388:	3714      	adds	r7, #20
 800038a:	46bd      	mov	sp, r7
 800038c:	bc80      	pop	{r7}
 800038e:	4770      	bx	lr
 8000390:	40021000 	.word	0x40021000
 8000394:	40010000 	.word	0x40010000

08000398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800039c:	bf00      	nop
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr

080003a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003a8:	e7fe      	b.n	80003a8 <HardFault_Handler+0x4>

080003aa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003aa:	b480      	push	{r7}
 80003ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003ae:	e7fe      	b.n	80003ae <MemManage_Handler+0x4>

080003b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <BusFault_Handler+0x4>

080003b6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003ba:	e7fe      	b.n	80003ba <UsageFault_Handler+0x4>

080003bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr

080003c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr

080003d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	bc80      	pop	{r7}
 80003de:	4770      	bx	lr

080003e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003e4:	f000 f8a2 	bl	800052c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}

080003ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003f0:	4b15      	ldr	r3, [pc, #84]	; (8000448 <SystemInit+0x5c>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a14      	ldr	r2, [pc, #80]	; (8000448 <SystemInit+0x5c>)
 80003f6:	f043 0301 	orr.w	r3, r3, #1
 80003fa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003fc:	4b12      	ldr	r3, [pc, #72]	; (8000448 <SystemInit+0x5c>)
 80003fe:	685a      	ldr	r2, [r3, #4]
 8000400:	4911      	ldr	r1, [pc, #68]	; (8000448 <SystemInit+0x5c>)
 8000402:	4b12      	ldr	r3, [pc, #72]	; (800044c <SystemInit+0x60>)
 8000404:	4013      	ands	r3, r2
 8000406:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000408:	4b0f      	ldr	r3, [pc, #60]	; (8000448 <SystemInit+0x5c>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	4a0e      	ldr	r2, [pc, #56]	; (8000448 <SystemInit+0x5c>)
 800040e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000412:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000416:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000418:	4b0b      	ldr	r3, [pc, #44]	; (8000448 <SystemInit+0x5c>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a0a      	ldr	r2, [pc, #40]	; (8000448 <SystemInit+0x5c>)
 800041e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000422:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000424:	4b08      	ldr	r3, [pc, #32]	; (8000448 <SystemInit+0x5c>)
 8000426:	685b      	ldr	r3, [r3, #4]
 8000428:	4a07      	ldr	r2, [pc, #28]	; (8000448 <SystemInit+0x5c>)
 800042a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800042e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000430:	4b05      	ldr	r3, [pc, #20]	; (8000448 <SystemInit+0x5c>)
 8000432:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000436:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000438:	4b05      	ldr	r3, [pc, #20]	; (8000450 <SystemInit+0x64>)
 800043a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800043e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr
 8000448:	40021000 	.word	0x40021000
 800044c:	f8ff0000 	.word	0xf8ff0000
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000454:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000456:	e003      	b.n	8000460 <LoopCopyDataInit>

08000458 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000458:	4b0b      	ldr	r3, [pc, #44]	; (8000488 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800045a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800045c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800045e:	3104      	adds	r1, #4

08000460 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000460:	480a      	ldr	r0, [pc, #40]	; (800048c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000462:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000464:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000466:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000468:	d3f6      	bcc.n	8000458 <CopyDataInit>
  ldr r2, =_sbss
 800046a:	4a0a      	ldr	r2, [pc, #40]	; (8000494 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800046c:	e002      	b.n	8000474 <LoopFillZerobss>

0800046e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000470:	f842 3b04 	str.w	r3, [r2], #4

08000474 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000474:	4b08      	ldr	r3, [pc, #32]	; (8000498 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000476:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000478:	d3f9      	bcc.n	800046e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800047a:	f7ff ffb7 	bl	80003ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800047e:	f000 fd61 	bl	8000f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000482:	f7ff fe63 	bl	800014c <main>
  bx lr
 8000486:	4770      	bx	lr
  ldr r3, =_sidata
 8000488:	08000fe0 	.word	0x08000fe0
  ldr r0, =_sdata
 800048c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000490:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000494:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000498:	2000002c 	.word	0x2000002c

0800049c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800049c:	e7fe      	b.n	800049c <ADC1_2_IRQHandler>
	...

080004a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004a4:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <HAL_Init+0x28>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a07      	ldr	r2, [pc, #28]	; (80004c8 <HAL_Init+0x28>)
 80004aa:	f043 0310 	orr.w	r3, r3, #16
 80004ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004b0:	2003      	movs	r0, #3
 80004b2:	f000 f929 	bl	8000708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004b6:	2000      	movs	r0, #0
 80004b8:	f000 f808 	bl	80004cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004bc:	f7ff ff3a 	bl	8000334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004c0:	2300      	movs	r3, #0
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	40022000 	.word	0x40022000

080004cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004d4:	4b12      	ldr	r3, [pc, #72]	; (8000520 <HAL_InitTick+0x54>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	4b12      	ldr	r3, [pc, #72]	; (8000524 <HAL_InitTick+0x58>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	4619      	mov	r1, r3
 80004de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ea:	4618      	mov	r0, r3
 80004ec:	f000 f933 	bl	8000756 <HAL_SYSTICK_Config>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004f6:	2301      	movs	r3, #1
 80004f8:	e00e      	b.n	8000518 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2b0f      	cmp	r3, #15
 80004fe:	d80a      	bhi.n	8000516 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000500:	2200      	movs	r2, #0
 8000502:	6879      	ldr	r1, [r7, #4]
 8000504:	f04f 30ff 	mov.w	r0, #4294967295
 8000508:	f000 f909 	bl	800071e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800050c:	4a06      	ldr	r2, [pc, #24]	; (8000528 <HAL_InitTick+0x5c>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000512:	2300      	movs	r3, #0
 8000514:	e000      	b.n	8000518 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000516:	2301      	movs	r3, #1
}
 8000518:	4618      	mov	r0, r3
 800051a:	3708      	adds	r7, #8
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000000 	.word	0x20000000
 8000524:	20000008 	.word	0x20000008
 8000528:	20000004 	.word	0x20000004

0800052c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000530:	4b05      	ldr	r3, [pc, #20]	; (8000548 <HAL_IncTick+0x1c>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	461a      	mov	r2, r3
 8000536:	4b05      	ldr	r3, [pc, #20]	; (800054c <HAL_IncTick+0x20>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4413      	add	r3, r2
 800053c:	4a03      	ldr	r2, [pc, #12]	; (800054c <HAL_IncTick+0x20>)
 800053e:	6013      	str	r3, [r2, #0]
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr
 8000548:	20000008 	.word	0x20000008
 800054c:	20000028 	.word	0x20000028

08000550 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  return uwTick;
 8000554:	4b02      	ldr	r3, [pc, #8]	; (8000560 <HAL_GetTick+0x10>)
 8000556:	681b      	ldr	r3, [r3, #0]
}
 8000558:	4618      	mov	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	bc80      	pop	{r7}
 800055e:	4770      	bx	lr
 8000560:	20000028 	.word	0x20000028

08000564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800056c:	f7ff fff0 	bl	8000550 <HAL_GetTick>
 8000570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800057c:	d005      	beq.n	800058a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800057e:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <HAL_Delay+0x40>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	461a      	mov	r2, r3
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	4413      	add	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800058a:	bf00      	nop
 800058c:	f7ff ffe0 	bl	8000550 <HAL_GetTick>
 8000590:	4602      	mov	r2, r0
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	1ad3      	subs	r3, r2, r3
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	429a      	cmp	r2, r3
 800059a:	d8f7      	bhi.n	800058c <HAL_Delay+0x28>
  {
  }
}
 800059c:	bf00      	nop
 800059e:	3710      	adds	r7, #16
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000008 	.word	0x20000008

080005a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b085      	sub	sp, #20
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f003 0307 	and.w	r3, r3, #7
 80005b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005b8:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <__NVIC_SetPriorityGrouping+0x44>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005be:	68ba      	ldr	r2, [r7, #8]
 80005c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c4:	4013      	ands	r3, r2
 80005c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005da:	4a04      	ldr	r2, [pc, #16]	; (80005ec <__NVIC_SetPriorityGrouping+0x44>)
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	60d3      	str	r3, [r2, #12]
}
 80005e0:	bf00      	nop
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f4:	4b04      	ldr	r3, [pc, #16]	; (8000608 <__NVIC_GetPriorityGrouping+0x18>)
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	0a1b      	lsrs	r3, r3, #8
 80005fa:	f003 0307 	and.w	r3, r3, #7
}
 80005fe:	4618      	mov	r0, r3
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	6039      	str	r1, [r7, #0]
 8000616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061c:	2b00      	cmp	r3, #0
 800061e:	db0a      	blt.n	8000636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	b2da      	uxtb	r2, r3
 8000624:	490c      	ldr	r1, [pc, #48]	; (8000658 <__NVIC_SetPriority+0x4c>)
 8000626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062a:	0112      	lsls	r2, r2, #4
 800062c:	b2d2      	uxtb	r2, r2
 800062e:	440b      	add	r3, r1
 8000630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000634:	e00a      	b.n	800064c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4908      	ldr	r1, [pc, #32]	; (800065c <__NVIC_SetPriority+0x50>)
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	f003 030f 	and.w	r3, r3, #15
 8000642:	3b04      	subs	r3, #4
 8000644:	0112      	lsls	r2, r2, #4
 8000646:	b2d2      	uxtb	r2, r2
 8000648:	440b      	add	r3, r1
 800064a:	761a      	strb	r2, [r3, #24]
}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000e100 	.word	0xe000e100
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000660:	b480      	push	{r7}
 8000662:	b089      	sub	sp, #36	; 0x24
 8000664:	af00      	add	r7, sp, #0
 8000666:	60f8      	str	r0, [r7, #12]
 8000668:	60b9      	str	r1, [r7, #8]
 800066a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	69fb      	ldr	r3, [r7, #28]
 8000676:	f1c3 0307 	rsb	r3, r3, #7
 800067a:	2b04      	cmp	r3, #4
 800067c:	bf28      	it	cs
 800067e:	2304      	movcs	r3, #4
 8000680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	3304      	adds	r3, #4
 8000686:	2b06      	cmp	r3, #6
 8000688:	d902      	bls.n	8000690 <NVIC_EncodePriority+0x30>
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	3b03      	subs	r3, #3
 800068e:	e000      	b.n	8000692 <NVIC_EncodePriority+0x32>
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	f04f 32ff 	mov.w	r2, #4294967295
 8000698:	69bb      	ldr	r3, [r7, #24]
 800069a:	fa02 f303 	lsl.w	r3, r2, r3
 800069e:	43da      	mvns	r2, r3
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	401a      	ands	r2, r3
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a8:	f04f 31ff 	mov.w	r1, #4294967295
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	fa01 f303 	lsl.w	r3, r1, r3
 80006b2:	43d9      	mvns	r1, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	4313      	orrs	r3, r2
         );
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3724      	adds	r7, #36	; 0x24
 80006be:	46bd      	mov	sp, r7
 80006c0:	bc80      	pop	{r7}
 80006c2:	4770      	bx	lr

080006c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006d4:	d301      	bcc.n	80006da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006d6:	2301      	movs	r3, #1
 80006d8:	e00f      	b.n	80006fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006da:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <SysTick_Config+0x40>)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3b01      	subs	r3, #1
 80006e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006e2:	210f      	movs	r1, #15
 80006e4:	f04f 30ff 	mov.w	r0, #4294967295
 80006e8:	f7ff ff90 	bl	800060c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006ec:	4b05      	ldr	r3, [pc, #20]	; (8000704 <SysTick_Config+0x40>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f2:	4b04      	ldr	r3, [pc, #16]	; (8000704 <SysTick_Config+0x40>)
 80006f4:	2207      	movs	r2, #7
 80006f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f8:	2300      	movs	r3, #0
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	e000e010 	.word	0xe000e010

08000708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff ff49 	bl	80005a8 <__NVIC_SetPriorityGrouping>
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800071e:	b580      	push	{r7, lr}
 8000720:	b086      	sub	sp, #24
 8000722:	af00      	add	r7, sp, #0
 8000724:	4603      	mov	r3, r0
 8000726:	60b9      	str	r1, [r7, #8]
 8000728:	607a      	str	r2, [r7, #4]
 800072a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000730:	f7ff ff5e 	bl	80005f0 <__NVIC_GetPriorityGrouping>
 8000734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	68b9      	ldr	r1, [r7, #8]
 800073a:	6978      	ldr	r0, [r7, #20]
 800073c:	f7ff ff90 	bl	8000660 <NVIC_EncodePriority>
 8000740:	4602      	mov	r2, r0
 8000742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000746:	4611      	mov	r1, r2
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff5f 	bl	800060c <__NVIC_SetPriority>
}
 800074e:	bf00      	nop
 8000750:	3718      	adds	r7, #24
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	b082      	sub	sp, #8
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ffb0 	bl	80006c4 <SysTick_Config>
 8000764:	4603      	mov	r3, r0
}
 8000766:	4618      	mov	r0, r3
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d101      	bne.n	8000782 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800077e:	2301      	movs	r3, #1
 8000780:	e26c      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f003 0301 	and.w	r3, r3, #1
 800078a:	2b00      	cmp	r3, #0
 800078c:	f000 8087 	beq.w	800089e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000790:	4b92      	ldr	r3, [pc, #584]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000792:	685b      	ldr	r3, [r3, #4]
 8000794:	f003 030c 	and.w	r3, r3, #12
 8000798:	2b04      	cmp	r3, #4
 800079a:	d00c      	beq.n	80007b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800079c:	4b8f      	ldr	r3, [pc, #572]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	f003 030c 	and.w	r3, r3, #12
 80007a4:	2b08      	cmp	r3, #8
 80007a6:	d112      	bne.n	80007ce <HAL_RCC_OscConfig+0x5e>
 80007a8:	4b8c      	ldr	r3, [pc, #560]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007b4:	d10b      	bne.n	80007ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007b6:	4b89      	ldr	r3, [pc, #548]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d06c      	beq.n	800089c <HAL_RCC_OscConfig+0x12c>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d168      	bne.n	800089c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
 80007cc:	e246      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007d6:	d106      	bne.n	80007e6 <HAL_RCC_OscConfig+0x76>
 80007d8:	4b80      	ldr	r3, [pc, #512]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a7f      	ldr	r2, [pc, #508]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	e02e      	b.n	8000844 <HAL_RCC_OscConfig+0xd4>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d10c      	bne.n	8000808 <HAL_RCC_OscConfig+0x98>
 80007ee:	4b7b      	ldr	r3, [pc, #492]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a7a      	ldr	r2, [pc, #488]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007f8:	6013      	str	r3, [r2, #0]
 80007fa:	4b78      	ldr	r3, [pc, #480]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a77      	ldr	r2, [pc, #476]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000800:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000804:	6013      	str	r3, [r2, #0]
 8000806:	e01d      	b.n	8000844 <HAL_RCC_OscConfig+0xd4>
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000810:	d10c      	bne.n	800082c <HAL_RCC_OscConfig+0xbc>
 8000812:	4b72      	ldr	r3, [pc, #456]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a71      	ldr	r2, [pc, #452]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000818:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	4b6f      	ldr	r3, [pc, #444]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a6e      	ldr	r2, [pc, #440]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000824:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000828:	6013      	str	r3, [r2, #0]
 800082a:	e00b      	b.n	8000844 <HAL_RCC_OscConfig+0xd4>
 800082c:	4b6b      	ldr	r3, [pc, #428]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a6a      	ldr	r2, [pc, #424]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000836:	6013      	str	r3, [r2, #0]
 8000838:	4b68      	ldr	r3, [pc, #416]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a67      	ldr	r2, [pc, #412]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 800083e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000842:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d013      	beq.n	8000874 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800084c:	f7ff fe80 	bl	8000550 <HAL_GetTick>
 8000850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000852:	e008      	b.n	8000866 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000854:	f7ff fe7c 	bl	8000550 <HAL_GetTick>
 8000858:	4602      	mov	r2, r0
 800085a:	693b      	ldr	r3, [r7, #16]
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	2b64      	cmp	r3, #100	; 0x64
 8000860:	d901      	bls.n	8000866 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000862:	2303      	movs	r3, #3
 8000864:	e1fa      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000866:	4b5d      	ldr	r3, [pc, #372]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800086e:	2b00      	cmp	r3, #0
 8000870:	d0f0      	beq.n	8000854 <HAL_RCC_OscConfig+0xe4>
 8000872:	e014      	b.n	800089e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000874:	f7ff fe6c 	bl	8000550 <HAL_GetTick>
 8000878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800087a:	e008      	b.n	800088e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800087c:	f7ff fe68 	bl	8000550 <HAL_GetTick>
 8000880:	4602      	mov	r2, r0
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	1ad3      	subs	r3, r2, r3
 8000886:	2b64      	cmp	r3, #100	; 0x64
 8000888:	d901      	bls.n	800088e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800088a:	2303      	movs	r3, #3
 800088c:	e1e6      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800088e:	4b53      	ldr	r3, [pc, #332]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000896:	2b00      	cmp	r3, #0
 8000898:	d1f0      	bne.n	800087c <HAL_RCC_OscConfig+0x10c>
 800089a:	e000      	b.n	800089e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800089c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f003 0302 	and.w	r3, r3, #2
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d063      	beq.n	8000972 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008aa:	4b4c      	ldr	r3, [pc, #304]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80008ac:	685b      	ldr	r3, [r3, #4]
 80008ae:	f003 030c 	and.w	r3, r3, #12
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00b      	beq.n	80008ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008b6:	4b49      	ldr	r3, [pc, #292]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	f003 030c 	and.w	r3, r3, #12
 80008be:	2b08      	cmp	r3, #8
 80008c0:	d11c      	bne.n	80008fc <HAL_RCC_OscConfig+0x18c>
 80008c2:	4b46      	ldr	r3, [pc, #280]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d116      	bne.n	80008fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008ce:	4b43      	ldr	r3, [pc, #268]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d005      	beq.n	80008e6 <HAL_RCC_OscConfig+0x176>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	691b      	ldr	r3, [r3, #16]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d001      	beq.n	80008e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008e2:	2301      	movs	r3, #1
 80008e4:	e1ba      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008e6:	4b3d      	ldr	r3, [pc, #244]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	695b      	ldr	r3, [r3, #20]
 80008f2:	00db      	lsls	r3, r3, #3
 80008f4:	4939      	ldr	r1, [pc, #228]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80008f6:	4313      	orrs	r3, r2
 80008f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008fa:	e03a      	b.n	8000972 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	691b      	ldr	r3, [r3, #16]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d020      	beq.n	8000946 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000904:	4b36      	ldr	r3, [pc, #216]	; (80009e0 <HAL_RCC_OscConfig+0x270>)
 8000906:	2201      	movs	r2, #1
 8000908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800090a:	f7ff fe21 	bl	8000550 <HAL_GetTick>
 800090e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000910:	e008      	b.n	8000924 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000912:	f7ff fe1d 	bl	8000550 <HAL_GetTick>
 8000916:	4602      	mov	r2, r0
 8000918:	693b      	ldr	r3, [r7, #16]
 800091a:	1ad3      	subs	r3, r2, r3
 800091c:	2b02      	cmp	r3, #2
 800091e:	d901      	bls.n	8000924 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000920:	2303      	movs	r3, #3
 8000922:	e19b      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000924:	4b2d      	ldr	r3, [pc, #180]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f003 0302 	and.w	r3, r3, #2
 800092c:	2b00      	cmp	r3, #0
 800092e:	d0f0      	beq.n	8000912 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000930:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	00db      	lsls	r3, r3, #3
 800093e:	4927      	ldr	r1, [pc, #156]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000940:	4313      	orrs	r3, r2
 8000942:	600b      	str	r3, [r1, #0]
 8000944:	e015      	b.n	8000972 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000946:	4b26      	ldr	r3, [pc, #152]	; (80009e0 <HAL_RCC_OscConfig+0x270>)
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800094c:	f7ff fe00 	bl	8000550 <HAL_GetTick>
 8000950:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000952:	e008      	b.n	8000966 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000954:	f7ff fdfc 	bl	8000550 <HAL_GetTick>
 8000958:	4602      	mov	r2, r0
 800095a:	693b      	ldr	r3, [r7, #16]
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	2b02      	cmp	r3, #2
 8000960:	d901      	bls.n	8000966 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000962:	2303      	movs	r3, #3
 8000964:	e17a      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000966:	4b1d      	ldr	r3, [pc, #116]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1f0      	bne.n	8000954 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f003 0308 	and.w	r3, r3, #8
 800097a:	2b00      	cmp	r3, #0
 800097c:	d03a      	beq.n	80009f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d019      	beq.n	80009ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000986:	4b17      	ldr	r3, [pc, #92]	; (80009e4 <HAL_RCC_OscConfig+0x274>)
 8000988:	2201      	movs	r2, #1
 800098a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800098c:	f7ff fde0 	bl	8000550 <HAL_GetTick>
 8000990:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000992:	e008      	b.n	80009a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000994:	f7ff fddc 	bl	8000550 <HAL_GetTick>
 8000998:	4602      	mov	r2, r0
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d901      	bls.n	80009a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009a2:	2303      	movs	r3, #3
 80009a4:	e15a      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009a6:	4b0d      	ldr	r3, [pc, #52]	; (80009dc <HAL_RCC_OscConfig+0x26c>)
 80009a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0f0      	beq.n	8000994 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009b2:	2001      	movs	r0, #1
 80009b4:	f000 faa8 	bl	8000f08 <RCC_Delay>
 80009b8:	e01c      	b.n	80009f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <HAL_RCC_OscConfig+0x274>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009c0:	f7ff fdc6 	bl	8000550 <HAL_GetTick>
 80009c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009c6:	e00f      	b.n	80009e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009c8:	f7ff fdc2 	bl	8000550 <HAL_GetTick>
 80009cc:	4602      	mov	r2, r0
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	2b02      	cmp	r3, #2
 80009d4:	d908      	bls.n	80009e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009d6:	2303      	movs	r3, #3
 80009d8:	e140      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
 80009da:	bf00      	nop
 80009dc:	40021000 	.word	0x40021000
 80009e0:	42420000 	.word	0x42420000
 80009e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009e8:	4b9e      	ldr	r3, [pc, #632]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 80009ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ec:	f003 0302 	and.w	r3, r3, #2
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d1e9      	bne.n	80009c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f003 0304 	and.w	r3, r3, #4
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	f000 80a6 	beq.w	8000b4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a02:	2300      	movs	r3, #0
 8000a04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a06:	4b97      	ldr	r3, [pc, #604]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d10d      	bne.n	8000a2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a12:	4b94      	ldr	r3, [pc, #592]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	4a93      	ldr	r2, [pc, #588]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a1c:	61d3      	str	r3, [r2, #28]
 8000a1e:	4b91      	ldr	r3, [pc, #580]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a2e:	4b8e      	ldr	r3, [pc, #568]	; (8000c68 <HAL_RCC_OscConfig+0x4f8>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d118      	bne.n	8000a6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a3a:	4b8b      	ldr	r3, [pc, #556]	; (8000c68 <HAL_RCC_OscConfig+0x4f8>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a8a      	ldr	r2, [pc, #552]	; (8000c68 <HAL_RCC_OscConfig+0x4f8>)
 8000a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a46:	f7ff fd83 	bl	8000550 <HAL_GetTick>
 8000a4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a4c:	e008      	b.n	8000a60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a4e:	f7ff fd7f 	bl	8000550 <HAL_GetTick>
 8000a52:	4602      	mov	r2, r0
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	2b64      	cmp	r3, #100	; 0x64
 8000a5a:	d901      	bls.n	8000a60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	e0fd      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a60:	4b81      	ldr	r3, [pc, #516]	; (8000c68 <HAL_RCC_OscConfig+0x4f8>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d0f0      	beq.n	8000a4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d106      	bne.n	8000a82 <HAL_RCC_OscConfig+0x312>
 8000a74:	4b7b      	ldr	r3, [pc, #492]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a76:	6a1b      	ldr	r3, [r3, #32]
 8000a78:	4a7a      	ldr	r2, [pc, #488]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a7a:	f043 0301 	orr.w	r3, r3, #1
 8000a7e:	6213      	str	r3, [r2, #32]
 8000a80:	e02d      	b.n	8000ade <HAL_RCC_OscConfig+0x36e>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	68db      	ldr	r3, [r3, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d10c      	bne.n	8000aa4 <HAL_RCC_OscConfig+0x334>
 8000a8a:	4b76      	ldr	r3, [pc, #472]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	4a75      	ldr	r2, [pc, #468]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a90:	f023 0301 	bic.w	r3, r3, #1
 8000a94:	6213      	str	r3, [r2, #32]
 8000a96:	4b73      	ldr	r3, [pc, #460]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a98:	6a1b      	ldr	r3, [r3, #32]
 8000a9a:	4a72      	ldr	r2, [pc, #456]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000a9c:	f023 0304 	bic.w	r3, r3, #4
 8000aa0:	6213      	str	r3, [r2, #32]
 8000aa2:	e01c      	b.n	8000ade <HAL_RCC_OscConfig+0x36e>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	2b05      	cmp	r3, #5
 8000aaa:	d10c      	bne.n	8000ac6 <HAL_RCC_OscConfig+0x356>
 8000aac:	4b6d      	ldr	r3, [pc, #436]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000aae:	6a1b      	ldr	r3, [r3, #32]
 8000ab0:	4a6c      	ldr	r2, [pc, #432]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000ab2:	f043 0304 	orr.w	r3, r3, #4
 8000ab6:	6213      	str	r3, [r2, #32]
 8000ab8:	4b6a      	ldr	r3, [pc, #424]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000aba:	6a1b      	ldr	r3, [r3, #32]
 8000abc:	4a69      	ldr	r2, [pc, #420]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6213      	str	r3, [r2, #32]
 8000ac4:	e00b      	b.n	8000ade <HAL_RCC_OscConfig+0x36e>
 8000ac6:	4b67      	ldr	r3, [pc, #412]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000ac8:	6a1b      	ldr	r3, [r3, #32]
 8000aca:	4a66      	ldr	r2, [pc, #408]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000acc:	f023 0301 	bic.w	r3, r3, #1
 8000ad0:	6213      	str	r3, [r2, #32]
 8000ad2:	4b64      	ldr	r3, [pc, #400]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000ad4:	6a1b      	ldr	r3, [r3, #32]
 8000ad6:	4a63      	ldr	r2, [pc, #396]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000ad8:	f023 0304 	bic.w	r3, r3, #4
 8000adc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	68db      	ldr	r3, [r3, #12]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d015      	beq.n	8000b12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ae6:	f7ff fd33 	bl	8000550 <HAL_GetTick>
 8000aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000aec:	e00a      	b.n	8000b04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aee:	f7ff fd2f 	bl	8000550 <HAL_GetTick>
 8000af2:	4602      	mov	r2, r0
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e0ab      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b04:	4b57      	ldr	r3, [pc, #348]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000b06:	6a1b      	ldr	r3, [r3, #32]
 8000b08:	f003 0302 	and.w	r3, r3, #2
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0ee      	beq.n	8000aee <HAL_RCC_OscConfig+0x37e>
 8000b10:	e014      	b.n	8000b3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b12:	f7ff fd1d 	bl	8000550 <HAL_GetTick>
 8000b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b18:	e00a      	b.n	8000b30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b1a:	f7ff fd19 	bl	8000550 <HAL_GetTick>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d901      	bls.n	8000b30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	e095      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b30:	4b4c      	ldr	r3, [pc, #304]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000b32:	6a1b      	ldr	r3, [r3, #32]
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d1ee      	bne.n	8000b1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b3c:	7dfb      	ldrb	r3, [r7, #23]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d105      	bne.n	8000b4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b42:	4b48      	ldr	r3, [pc, #288]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	4a47      	ldr	r2, [pc, #284]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000b48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	f000 8081 	beq.w	8000c5a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b58:	4b42      	ldr	r3, [pc, #264]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f003 030c 	and.w	r3, r3, #12
 8000b60:	2b08      	cmp	r3, #8
 8000b62:	d061      	beq.n	8000c28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	69db      	ldr	r3, [r3, #28]
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	d146      	bne.n	8000bfa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b6c:	4b3f      	ldr	r3, [pc, #252]	; (8000c6c <HAL_RCC_OscConfig+0x4fc>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b72:	f7ff fced 	bl	8000550 <HAL_GetTick>
 8000b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b78:	e008      	b.n	8000b8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b7a:	f7ff fce9 	bl	8000550 <HAL_GetTick>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d901      	bls.n	8000b8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e067      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b8c:	4b35      	ldr	r3, [pc, #212]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1f0      	bne.n	8000b7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6a1b      	ldr	r3, [r3, #32]
 8000b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba0:	d108      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ba2:	4b30      	ldr	r3, [pc, #192]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	492d      	ldr	r1, [pc, #180]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bb4:	4b2b      	ldr	r3, [pc, #172]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6a19      	ldr	r1, [r3, #32]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bc4:	430b      	orrs	r3, r1
 8000bc6:	4927      	ldr	r1, [pc, #156]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bcc:	4b27      	ldr	r3, [pc, #156]	; (8000c6c <HAL_RCC_OscConfig+0x4fc>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd2:	f7ff fcbd 	bl	8000550 <HAL_GetTick>
 8000bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bd8:	e008      	b.n	8000bec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bda:	f7ff fcb9 	bl	8000550 <HAL_GetTick>
 8000bde:	4602      	mov	r2, r0
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d901      	bls.n	8000bec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000be8:	2303      	movs	r3, #3
 8000bea:	e037      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d0f0      	beq.n	8000bda <HAL_RCC_OscConfig+0x46a>
 8000bf8:	e02f      	b.n	8000c5a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bfa:	4b1c      	ldr	r3, [pc, #112]	; (8000c6c <HAL_RCC_OscConfig+0x4fc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c00:	f7ff fca6 	bl	8000550 <HAL_GetTick>
 8000c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c06:	e008      	b.n	8000c1a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c08:	f7ff fca2 	bl	8000550 <HAL_GetTick>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d901      	bls.n	8000c1a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c16:	2303      	movs	r3, #3
 8000c18:	e020      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c1a:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d1f0      	bne.n	8000c08 <HAL_RCC_OscConfig+0x498>
 8000c26:	e018      	b.n	8000c5a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	69db      	ldr	r3, [r3, #28]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d101      	bne.n	8000c34 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	e013      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c34:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <HAL_RCC_OscConfig+0x4f4>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6a1b      	ldr	r3, [r3, #32]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d106      	bne.n	8000c56 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d001      	beq.n	8000c5a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e000      	b.n	8000c5c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3718      	adds	r7, #24
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40021000 	.word	0x40021000
 8000c68:	40007000 	.word	0x40007000
 8000c6c:	42420060 	.word	0x42420060

08000c70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d101      	bne.n	8000c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c80:	2301      	movs	r3, #1
 8000c82:	e0d0      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c84:	4b6a      	ldr	r3, [pc, #424]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0307 	and.w	r3, r3, #7
 8000c8c:	683a      	ldr	r2, [r7, #0]
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d910      	bls.n	8000cb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c92:	4b67      	ldr	r3, [pc, #412]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f023 0207 	bic.w	r2, r3, #7
 8000c9a:	4965      	ldr	r1, [pc, #404]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ca2:	4b63      	ldr	r3, [pc, #396]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	683a      	ldr	r2, [r7, #0]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d001      	beq.n	8000cb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e0b8      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d020      	beq.n	8000d02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f003 0304 	and.w	r3, r3, #4
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d005      	beq.n	8000cd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ccc:	4b59      	ldr	r3, [pc, #356]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	4a58      	ldr	r2, [pc, #352]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000cd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000cd6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f003 0308 	and.w	r3, r3, #8
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d005      	beq.n	8000cf0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ce4:	4b53      	ldr	r3, [pc, #332]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	4a52      	ldr	r2, [pc, #328]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000cea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000cee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cf0:	4b50      	ldr	r3, [pc, #320]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	494d      	ldr	r1, [pc, #308]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d040      	beq.n	8000d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d107      	bne.n	8000d26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d16:	4b47      	ldr	r3, [pc, #284]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d115      	bne.n	8000d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e07f      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d107      	bne.n	8000d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d2e:	4b41      	ldr	r3, [pc, #260]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d109      	bne.n	8000d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e073      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d3e:	4b3d      	ldr	r3, [pc, #244]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e06b      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d4e:	4b39      	ldr	r3, [pc, #228]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f023 0203 	bic.w	r2, r3, #3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	4936      	ldr	r1, [pc, #216]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d60:	f7ff fbf6 	bl	8000550 <HAL_GetTick>
 8000d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d66:	e00a      	b.n	8000d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d68:	f7ff fbf2 	bl	8000550 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d901      	bls.n	8000d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	e053      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d7e:	4b2d      	ldr	r3, [pc, #180]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 020c 	and.w	r2, r3, #12
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d1eb      	bne.n	8000d68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d90:	4b27      	ldr	r3, [pc, #156]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f003 0307 	and.w	r3, r3, #7
 8000d98:	683a      	ldr	r2, [r7, #0]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d210      	bcs.n	8000dc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d9e:	4b24      	ldr	r3, [pc, #144]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f023 0207 	bic.w	r2, r3, #7
 8000da6:	4922      	ldr	r1, [pc, #136]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dae:	4b20      	ldr	r3, [pc, #128]	; (8000e30 <HAL_RCC_ClockConfig+0x1c0>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	683a      	ldr	r2, [r7, #0]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d001      	beq.n	8000dc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e032      	b.n	8000e26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d008      	beq.n	8000dde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000dcc:	4b19      	ldr	r3, [pc, #100]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	4916      	ldr	r1, [pc, #88]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f003 0308 	and.w	r3, r3, #8
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d009      	beq.n	8000dfe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dea:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	691b      	ldr	r3, [r3, #16]
 8000df6:	00db      	lsls	r3, r3, #3
 8000df8:	490e      	ldr	r1, [pc, #56]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000dfe:	f000 f821 	bl	8000e44 <HAL_RCC_GetSysClockFreq>
 8000e02:	4601      	mov	r1, r0
 8000e04:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <HAL_RCC_ClockConfig+0x1c4>)
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	091b      	lsrs	r3, r3, #4
 8000e0a:	f003 030f 	and.w	r3, r3, #15
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <HAL_RCC_ClockConfig+0x1c8>)
 8000e10:	5cd3      	ldrb	r3, [r2, r3]
 8000e12:	fa21 f303 	lsr.w	r3, r1, r3
 8000e16:	4a09      	ldr	r2, [pc, #36]	; (8000e3c <HAL_RCC_ClockConfig+0x1cc>)
 8000e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e1a:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <HAL_RCC_ClockConfig+0x1d0>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fb54 	bl	80004cc <HAL_InitTick>

  return HAL_OK;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40022000 	.word	0x40022000
 8000e34:	40021000 	.word	0x40021000
 8000e38:	08000fc8 	.word	0x08000fc8
 8000e3c:	20000000 	.word	0x20000000
 8000e40:	20000004 	.word	0x20000004

08000e44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e44:	b490      	push	{r4, r7}
 8000e46:	b08a      	sub	sp, #40	; 0x28
 8000e48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e4a:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e4c:	1d3c      	adds	r4, r7, #4
 8000e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e54:	4b28      	ldr	r3, [pc, #160]	; (8000ef8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61bb      	str	r3, [r7, #24]
 8000e62:	2300      	movs	r3, #0
 8000e64:	627b      	str	r3, [r7, #36]	; 0x24
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e6e:	4b23      	ldr	r3, [pc, #140]	; (8000efc <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f003 030c 	and.w	r3, r3, #12
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d002      	beq.n	8000e84 <HAL_RCC_GetSysClockFreq+0x40>
 8000e7e:	2b08      	cmp	r3, #8
 8000e80:	d003      	beq.n	8000e8a <HAL_RCC_GetSysClockFreq+0x46>
 8000e82:	e02d      	b.n	8000ee0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e86:	623b      	str	r3, [r7, #32]
      break;
 8000e88:	e02d      	b.n	8000ee6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	0c9b      	lsrs	r3, r3, #18
 8000e8e:	f003 030f 	and.w	r3, r3, #15
 8000e92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e96:	4413      	add	r3, r2
 8000e98:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e9c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d013      	beq.n	8000ed0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <HAL_RCC_GetSysClockFreq+0xb8>)
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	0c5b      	lsrs	r3, r3, #17
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000eb6:	4413      	add	r3, r2
 8000eb8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000ebc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	4a0f      	ldr	r2, [pc, #60]	; (8000f00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ec2:	fb02 f203 	mul.w	r2, r2, r3
 8000ec6:	69bb      	ldr	r3, [r7, #24]
 8000ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8000ece:	e004      	b.n	8000eda <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	4a0c      	ldr	r2, [pc, #48]	; (8000f04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000edc:	623b      	str	r3, [r7, #32]
      break;
 8000ede:	e002      	b.n	8000ee6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ee0:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ee2:	623b      	str	r3, [r7, #32]
      break;
 8000ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000ee6:	6a3b      	ldr	r3, [r7, #32]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3728      	adds	r7, #40	; 0x28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc90      	pop	{r4, r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	08000fb4 	.word	0x08000fb4
 8000ef8:	08000fc4 	.word	0x08000fc4
 8000efc:	40021000 	.word	0x40021000
 8000f00:	007a1200 	.word	0x007a1200
 8000f04:	003d0900 	.word	0x003d0900

08000f08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f10:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <RCC_Delay+0x34>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <RCC_Delay+0x38>)
 8000f16:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1a:	0a5b      	lsrs	r3, r3, #9
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	fb02 f303 	mul.w	r3, r2, r3
 8000f22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f24:	bf00      	nop
  }
  while (Delay --);
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	1e5a      	subs	r2, r3, #1
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d1f9      	bne.n	8000f24 <RCC_Delay+0x1c>
}
 8000f30:	bf00      	nop
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	10624dd3 	.word	0x10624dd3

08000f44 <__libc_init_array>:
 8000f44:	b570      	push	{r4, r5, r6, lr}
 8000f46:	2500      	movs	r5, #0
 8000f48:	4e0c      	ldr	r6, [pc, #48]	; (8000f7c <__libc_init_array+0x38>)
 8000f4a:	4c0d      	ldr	r4, [pc, #52]	; (8000f80 <__libc_init_array+0x3c>)
 8000f4c:	1ba4      	subs	r4, r4, r6
 8000f4e:	10a4      	asrs	r4, r4, #2
 8000f50:	42a5      	cmp	r5, r4
 8000f52:	d109      	bne.n	8000f68 <__libc_init_array+0x24>
 8000f54:	f000 f822 	bl	8000f9c <_init>
 8000f58:	2500      	movs	r5, #0
 8000f5a:	4e0a      	ldr	r6, [pc, #40]	; (8000f84 <__libc_init_array+0x40>)
 8000f5c:	4c0a      	ldr	r4, [pc, #40]	; (8000f88 <__libc_init_array+0x44>)
 8000f5e:	1ba4      	subs	r4, r4, r6
 8000f60:	10a4      	asrs	r4, r4, #2
 8000f62:	42a5      	cmp	r5, r4
 8000f64:	d105      	bne.n	8000f72 <__libc_init_array+0x2e>
 8000f66:	bd70      	pop	{r4, r5, r6, pc}
 8000f68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f6c:	4798      	blx	r3
 8000f6e:	3501      	adds	r5, #1
 8000f70:	e7ee      	b.n	8000f50 <__libc_init_array+0xc>
 8000f72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f76:	4798      	blx	r3
 8000f78:	3501      	adds	r5, #1
 8000f7a:	e7f2      	b.n	8000f62 <__libc_init_array+0x1e>
 8000f7c:	08000fd8 	.word	0x08000fd8
 8000f80:	08000fd8 	.word	0x08000fd8
 8000f84:	08000fd8 	.word	0x08000fd8
 8000f88:	08000fdc 	.word	0x08000fdc

08000f8c <memset>:
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4402      	add	r2, r0
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d100      	bne.n	8000f96 <memset+0xa>
 8000f94:	4770      	bx	lr
 8000f96:	f803 1b01 	strb.w	r1, [r3], #1
 8000f9a:	e7f9      	b.n	8000f90 <memset+0x4>

08000f9c <_init>:
 8000f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9e:	bf00      	nop
 8000fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fa2:	bc08      	pop	{r3}
 8000fa4:	469e      	mov	lr, r3
 8000fa6:	4770      	bx	lr

08000fa8 <_fini>:
 8000fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000faa:	bf00      	nop
 8000fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fae:	bc08      	pop	{r3}
 8000fb0:	469e      	mov	lr, r3
 8000fb2:	4770      	bx	lr
