Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 259. Module Staging_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 111. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 32. Module shift_reg_file_4x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 1. Module shift_buffer_1x4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 259. Module Staging_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 111. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 32. Module shift_reg_file_4x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/brody/Desktop/School/ECE 464/Project_b/Vivado_testing/Staging_Unit/Staging_Unit.srcs/sources_1/new/unit.sv" Line 1. Module shift_buffer_1x4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.shift_reg_file_4x8
Compiling module xil_defaultlib.shift_buffer_1x4
Compiling module xil_defaultlib.Staging_unit
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
