<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro J-2015.03L-SP1, Build 123R, Aug 18 2015
#install: D:\Cad\lscc\diamond\3.6_x64\synpbase
#OS: Windows 7 6.1
#Hostname: BALIN

#Implementation: TrigTest1

Synopsys HDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\lucent\ecp3.v"
@I::"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\lucent\pmi_def.v"
@I::"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\vlog\hypermods.v"
@I::"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\vlog\umr_capim.v"
@I::"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Delay_buf.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand3.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand4.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand5.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Stretcher.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Top.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\TrigTest1_tf.v"
@I::"D:\bartz\Documents\Lattice\TrigTest\Source\Mand6.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module Top
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand3.v":5:7:5:11|Synthesizing module Mand3

@N: CG179 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand3.v":38:12:38:16|Removing redundant assignment
@W: CL118 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand3.v":26:2:26:3|Latch generated from always block for signal L_OUT; possible missing assignment in an if or case statement.
@N: CG364 :"D:\Cad\lscc\diamond\3.6_x64\synpbase\lib\lucent\ecp3.v":43:7:43:10|Synthesizing module AND2

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Delay_buf.v":5:7:5:15|Synthesizing module Delay_buf

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Stretcher.v":5:7:5:15|Synthesizing module Stretcher

@W: CL118 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Stretcher.v":19:4:19:5|Latch generated from always block for signal m; possible missing assignment in an if or case statement.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand4.v":5:7:5:11|Synthesizing module Mand4

@N: CG179 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand4.v":40:12:40:16|Removing redundant assignment
@W: CL118 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand4.v":28:2:28:3|Latch generated from always block for signal L_OUT; possible missing assignment in an if or case statement.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand5.v":5:7:5:11|Synthesizing module Mand5

@N: CG179 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand5.v":42:12:42:16|Removing redundant assignment
@W: CL118 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Mand5.v":30:2:30:3|Latch generated from always block for signal L_OUT; possible missing assignment in an if or case statement.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\Source\Mand6.v":5:7:5:11|Synthesizing module Mand6

@N: CG179 :"D:\bartz\Documents\Lattice\TrigTest\Source\Mand6.v":44:12:44:16|Removing redundant assignment
@W: CL118 :"D:\bartz\Documents\Lattice\TrigTest\Source\Mand6.v":32:2:32:3|Latch generated from always block for signal L_OUT; possible missing assignment in an if or case statement.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Top.v":5:7:5:9|Synthesizing module Top

@W: CL246 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Top.v":7:13:7:15|Input port bits 63 to 54 of INP[63:0] are unused

@W: CL246 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Top.v":7:13:7:15|Input port bits 47 to 37 of INP[63:0] are unused

@W: CL246 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Top.v":7:13:7:15|Input port bits 31 to 20 of INP[63:0] are unused

@W: CL246 :"D:\bartz\Documents\Lattice\TrigTest\TrigTest1\source\Top.v":7:13:7:15|Input port bits 15 to 3 of INP[63:0] are unused


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 13:48:13 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 13:48:13 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 13:48:13 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 13:48:14 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: D:\bartz\Documents\Lattice\TrigTest\TrigTest1\TrigTest1_TrigTest1_scck.rpt 
Printing clock  summary report in "D:\bartz\Documents\Lattice\TrigTest\TrigTest1\TrigTest1_TrigTest1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: BN362 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\mand3.v":26:2:26:3|Removing sequential instance L_OUT of view:PrimLib.lats(prim) in hierarchy view:work.Mand3_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\mand4.v":28:2:28:3|Removing sequential instance L_OUT of view:PrimLib.lats(prim) in hierarchy view:work.Mand4_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\mand5.v":30:2:30:3|Removing sequential instance L_OUT of view:PrimLib.lats(prim) in hierarchy view:work.Mand5_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\bartz\documents\lattice\trigtest\source\mand6.v":32:2:32:3|Removing sequential instance L_OUT of view:PrimLib.lats(prim) in hierarchy view:work.Mand6_0(verilog) because there are no references to its outputs 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U35.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U34.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U33.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U32.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U31.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U30.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U24.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U23.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U22.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U21.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U20.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U13.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U12.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U11.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U10.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U3.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U2.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U1.U1.Y appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=372  set on top level netlist Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



@S |Clock Summary
*****************

Start        Requested     Requested     Clock        Clock              
Clock        Frequency     Period        Type         Group              
-------------------------------------------------------------------------
System       200.0 MHz     5.000         system       system_clkgroup    
Top|InpA     200.0 MHz     5.000         inferred     Inferred_clkgroup_3
Top|InpB     200.0 MHz     5.000         inferred     Inferred_clkgroup_2
Top|InpC     200.0 MHz     5.000         inferred     Inferred_clkgroup_1
Top|InpD     200.0 MHz     5.000         inferred     Inferred_clkgroup_0
=========================================================================

@W: MT531 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\stretcher.v":19:4:19:5|Found signal identified as System clock which controls 18 sequential elements including U1.m.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtest\source\mand6.v":32:2:32:3|Found inferred clock Top|InpD which controls 1 sequential elements including U36.L_OUT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\mand5.v":30:2:30:3|Found inferred clock Top|InpC which controls 1 sequential elements including U25.L_OUT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\mand4.v":28:2:28:3|Found inferred clock Top|InpB which controls 1 sequential elements including U14.L_OUT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\mand3.v":26:2:26:3|Found inferred clock Top|InpA which controls 1 sequential elements including U5.L_OUT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 13:48:15 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U1.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U2.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U3.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U10.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U11.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U12.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U13.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U20.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U21.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U22.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U23.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U24.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U30.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U31.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U32.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U33.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U34.n appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\trigtest\trigtest1\source\delay_buf.v":70:7:70:9|Net U35.n appears to be an unidentified clock source. Assuming default frequency. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.88ns		  30 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
Warning: Found 22 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U1.m
1) instance I_22.lat_s (view:work.Top(verilog)), output net "U1.m" in work.Top(verilog)
    net        U1.m
    input  pin I_22.lat/I[0]
    instance   I_22.lat (cell and)
    output pin I_22.lat/OUT
    net        I_22.t1
    input  pin I_22.lat_s/I[1]
    instance   I_22.lat_s (cell or)
    output pin I_22.lat_s/OUT
    net        U1.m
@W: BN137 :|Found combinational loop during mapping at net U2.m
2) instance I_20.lat_s (view:work.Top(verilog)), output net "U2.m" in work.Top(verilog)
    net        U2.m
    input  pin I_20.lat/I[0]
    instance   I_20.lat (cell and)
    output pin I_20.lat/OUT
    net        I_20.t1
    input  pin I_20.lat_s/I[1]
    instance   I_20.lat_s (cell or)
    output pin I_20.lat_s/OUT
    net        U2.m
@W: BN137 :|Found combinational loop during mapping at net U3.m
3) instance I_18.lat_s (view:work.Top(verilog)), output net "U3.m" in work.Top(verilog)
    net        U3.m
    input  pin I_18.lat/I[0]
    instance   I_18.lat (cell and)
    output pin I_18.lat/OUT
    net        I_18.t1
    input  pin I_18.lat_s/I[1]
    instance   I_18.lat_s (cell or)
    output pin I_18.lat_s/OUT
    net        U3.m
@W: BN137 :|Found combinational loop during mapping at net U10.m
4) instance I_17.lat_s (view:work.Top(verilog)), output net "U10.m" in work.Top(verilog)
    net        U10.m
    input  pin I_17.lat/I[0]
    instance   I_17.lat (cell and)
    output pin I_17.lat/OUT
    net        I_17.t1
    input  pin I_17.lat_s/I[1]
    instance   I_17.lat_s (cell or)
    output pin I_17.lat_s/OUT
    net        U10.m
@W: BN137 :|Found combinational loop during mapping at net U11.m
5) instance I_16.lat_s (view:work.Top(verilog)), output net "U11.m" in work.Top(verilog)
    net        U11.m
    input  pin I_16.lat/I[0]
    instance   I_16.lat (cell and)
    output pin I_16.lat/OUT
    net        I_16.t1
    input  pin I_16.lat_s/I[1]
    instance   I_16.lat_s (cell or)
    output pin I_16.lat_s/OUT
    net        U11.m
@W: BN137 :|Found combinational loop during mapping at net U12.m
6) instance I_14.lat_s (view:work.Top(verilog)), output net "U12.m" in work.Top(verilog)
    net        U12.m
    input  pin I_14.lat/I[0]
    instance   I_14.lat (cell and)
    output pin I_14.lat/OUT
    net        I_14.t1
    input  pin I_14.lat_s/I[1]
    instance   I_14.lat_s (cell or)
    output pin I_14.lat_s/OUT
    net        U12.m
@W: BN137 :|Found combinational loop during mapping at net U13.m
7) instance I_15.lat_s (view:work.Top(verilog)), output net "U13.m" in work.Top(verilog)
    net        U13.m
    input  pin I_15.lat/I[0]
    instance   I_15.lat (cell and)
    output pin I_15.lat/OUT
    net        I_15.t1
    input  pin I_15.lat_s/I[1]
    instance   I_15.lat_s (cell or)
    output pin I_15.lat_s/OUT
    net        U13.m
@W: BN137 :|Found combinational loop during mapping at net U20.m
8) instance I_13.lat_s (view:work.Top(verilog)), output net "U20.m" in work.Top(verilog)
    net        U20.m
    input  pin I_13.lat/I[0]
    instance   I_13.lat (cell and)
    output pin I_13.lat/OUT
    net        I_13.t1
    input  pin I_13.lat_s/I[1]
    instance   I_13.lat_s (cell or)
    output pin I_13.lat_s/OUT
    net        U20.m
@W: BN137 :|Found combinational loop during mapping at net U21.m
9) instance I_11.lat_s (view:work.Top(verilog)), output net "U21.m" in work.Top(verilog)
    net        U21.m
    input  pin I_11.lat/I[0]
    instance   I_11.lat (cell and)
    output pin I_11.lat/OUT
    net        I_11.t1
    input  pin I_11.lat_s/I[1]
    instance   I_11.lat_s (cell or)
    output pin I_11.lat_s/OUT
    net        U21.m
@W: BN137 :|Found combinational loop during mapping at net U22.m
10) instance I_10.lat_s (view:work.Top(verilog)), output net "U22.m" in work.Top(verilog)
    net        U22.m
    input  pin I_10.lat/I[0]
    instance   I_10.lat (cell and)
    output pin I_10.lat/OUT
    net        I_10.t1
    input  pin I_10.lat_s/I[1]
    instance   I_10.lat_s (cell or)
    output pin I_10.lat_s/OUT
    net        U22.m
@W: BN137 :|Found combinational loop during mapping at net U23.m
11) instance I_9.lat_s (view:work.Top(verilog)), output net "U23.m" in work.Top(verilog)
    net        U23.m
    input  pin I_9.lat/I[0]
    instance   I_9.lat (cell and)
    output pin I_9.lat/OUT
    net        I_9.t1
    input  pin I_9.lat_s/I[1]
    instance   I_9.lat_s (cell or)
    output pin I_9.lat_s/OUT
    net        U23.m
@W: BN137 :|Found combinational loop during mapping at net U24.m
12) instance I_7.lat_s (view:work.Top(verilog)), output net "U24.m" in work.Top(verilog)
    net        U24.m
    input  pin I_7.lat/I[0]
    instance   I_7.lat (cell and)
    output pin I_7.lat/OUT
    net        I_7.t1
    input  pin I_7.lat_s/I[1]
    instance   I_7.lat_s (cell or)
    output pin I_7.lat_s/OUT
    net        U24.m
@W: BN137 :|Found combinational loop during mapping at net U30.m
13) instance I_6.lat_s (view:work.Top(verilog)), output net "U30.m" in work.Top(verilog)
    net        U30.m
    input  pin I_6.lat/I[0]
    instance   I_6.lat (cell and)
    output pin I_6.lat/OUT
    net        I_6.t1
    input  pin I_6.lat_s/I[1]
    instance   I_6.lat_s (cell or)
    output pin I_6.lat_s/OUT
    net        U30.m
@W: BN137 :|Found combinational loop during mapping at net U31.m
14) instance I_4.lat_s (view:work.Top(verilog)), output net "U31.m" in work.Top(verilog)
    net        U31.m
    input  pin I_4.lat/I[0]
    instance   I_4.lat (cell and)
    output pin I_4.lat/OUT
    net        I_4.t1
    input  pin I_4.lat_s/I[1]
    instance   I_4.lat_s (cell or)
    output pin I_4.lat_s/OUT
    net        U31.m
@W: BN137 :|Found combinational loop during mapping at net U32.m
15) instance I_5.lat_s (view:work.Top(verilog)), output net "U32.m" in work.Top(verilog)
    net        U32.m
    input  pin I_5.lat/I[0]
    instance   I_5.lat (cell and)
    output pin I_5.lat/OUT
    net        I_5.t1
    input  pin I_5.lat_s/I[1]
    instance   I_5.lat_s (cell or)
    output pin I_5.lat_s/OUT
    net        U32.m
@W: BN137 :|Found combinational loop during mapping at net U33.m
16) instance I_3.lat_s (view:work.Top(verilog)), output net "U33.m" in work.Top(verilog)
    net        U33.m
    input  pin I_3.lat/I[0]
    instance   I_3.lat (cell and)
    output pin I_3.lat/OUT
    net        I_3.t1
    input  pin I_3.lat_s/I[1]
    instance   I_3.lat_s (cell or)
    output pin I_3.lat_s/OUT
    net        U33.m
@W: BN137 :|Found combinational loop during mapping at net U34.m
17) instance I_2.lat_s (view:work.Top(verilog)), output net "U34.m" in work.Top(verilog)
    net        U34.m
    input  pin I_2.lat/I[0]
    instance   I_2.lat (cell and)
    output pin I_2.lat/OUT
    net        I_2.t1
    input  pin I_2.lat_s/I[1]
    instance   I_2.lat_s (cell or)
    output pin I_2.lat_s/OUT
    net        U34.m
@W: BN137 :|Found combinational loop during mapping at net U35.m
18) instance I_1.lat_s (view:work.Top(verilog)), output net "U35.m" in work.Top(verilog)
    net        U35.m
    input  pin I_1.lat/I[0]
    instance   I_1.lat (cell and)
    output pin I_1.lat/OUT
    net        I_1.t1
    input  pin I_1.lat_s/I[1]
    instance   I_1.lat_s (cell or)
    output pin I_1.lat_s/OUT
    net        U35.m
@W: BN137 :|Found combinational loop during mapping at net OutpA_c[1]
19) instance I_21.lat_s (view:work.Top(verilog)), output net "OutpA_c[1]" in work.Top(verilog)
    net        OutpA_c[1]
    input  pin I_21.lat/I[0]
    instance   I_21.lat (cell and)
    output pin I_21.lat/OUT
    net        I_21.t1
    input  pin I_21.lat_s/I[1]
    instance   I_21.lat_s (cell or)
    output pin I_21.lat_s/OUT
    net        OutpA_c[1]
@W: BN137 :|Found combinational loop during mapping at net OutpB_c[1]
20) instance I_19.lat_s (view:work.Top(verilog)), output net "OutpB_c[1]" in work.Top(verilog)
    net        OutpB_c[1]
    input  pin I_19.lat/I[0]
    instance   I_19.lat (cell and)
    output pin I_19.lat/OUT
    net        I_19.t1
    input  pin I_19.lat_s/I[1]
    instance   I_19.lat_s (cell or)
    output pin I_19.lat_s/OUT
    net        OutpB_c[1]
@W: BN137 :|Found combinational loop during mapping at net OutpC_c[1]
21) instance I_12.lat_s (view:work.Top(verilog)), output net "OutpC_c[1]" in work.Top(verilog)
    net        OutpC_c[1]
    input  pin I_12.lat/I[0]
    instance   I_12.lat (cell and)
    output pin I_12.lat/OUT
    net        I_12.t1
    input  pin I_12.lat_s/I[1]
    instance   I_12.lat_s (cell or)
    output pin I_12.lat_s/OUT
    net        OutpC_c[1]
@W: BN137 :|Found combinational loop during mapping at net OutpD_c[1]
22) instance I_8.lat_s (view:work.Top(verilog)), output net "OutpD_c[1]" in work.Top(verilog)
    net        OutpD_c[1]
    input  pin I_8.lat/I[0]
    instance   I_8.lat (cell and)
    output pin I_8.lat/OUT
    net        I_8.t1
    input  pin I_8.lat_s/I[1]
    instance   I_8.lat_s (cell or)
    output pin I_8.lat_s/OUT
    net        OutpD_c[1]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 140MB)

Writing Analyst data base D:\bartz\Documents\Lattice\TrigTest\TrigTest1\synwork\TrigTest1_TrigTest1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Warning: Found 22 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U1.m_0
1) instance I_22.lat_s (view:work.Top(verilog)), output net "U1.m_0" in work.Top(verilog)
    net        U1.m_0
    input  pin I_22.lat_s/C
    instance   I_22.lat_s (cell ORCALUT4)
    output pin I_22.lat_s/Z
    net        U1.m_0
@W: BN137 :|Found combinational loop during mapping at net U2.m_0
2) instance I_20.lat_s (view:work.Top(verilog)), output net "U2.m_0" in work.Top(verilog)
    net        U2.m_0
    input  pin I_20.lat_s/C
    instance   I_20.lat_s (cell ORCALUT4)
    output pin I_20.lat_s/Z
    net        U2.m_0
@W: BN137 :|Found combinational loop during mapping at net U3.m_0
3) instance I_18.lat_s (view:work.Top(verilog)), output net "U3.m_0" in work.Top(verilog)
    net        U3.m_0
    input  pin I_18.lat_s/C
    instance   I_18.lat_s (cell ORCALUT4)
    output pin I_18.lat_s/Z
    net        U3.m_0
@W: BN137 :|Found combinational loop during mapping at net U10.m_0
4) instance I_17.lat_s (view:work.Top(verilog)), output net "U10.m_0" in work.Top(verilog)
    net        U10.m_0
    input  pin I_17.lat_s/C
    instance   I_17.lat_s (cell ORCALUT4)
    output pin I_17.lat_s/Z
    net        U10.m_0
@W: BN137 :|Found combinational loop during mapping at net U11.m_0
5) instance I_16.lat_s (view:work.Top(verilog)), output net "U11.m_0" in work.Top(verilog)
    net        U11.m_0
    input  pin I_16.lat_s/C
    instance   I_16.lat_s (cell ORCALUT4)
    output pin I_16.lat_s/Z
    net        U11.m_0
@W: BN137 :|Found combinational loop during mapping at net U12.m_0
6) instance I_14.lat_s (view:work.Top(verilog)), output net "U12.m_0" in work.Top(verilog)
    net        U12.m_0
    input  pin I_14.lat_s/C
    instance   I_14.lat_s (cell ORCALUT4)
    output pin I_14.lat_s/Z
    net        U12.m_0
@W: BN137 :|Found combinational loop during mapping at net U13.m_0
7) instance I_15.lat_s (view:work.Top(verilog)), output net "U13.m_0" in work.Top(verilog)
    net        U13.m_0
    input  pin I_15.lat_s/C
    instance   I_15.lat_s (cell ORCALUT4)
    output pin I_15.lat_s/Z
    net        U13.m_0
@W: BN137 :|Found combinational loop during mapping at net U20.m_0
8) instance I_13.lat_s (view:work.Top(verilog)), output net "U20.m_0" in work.Top(verilog)
    net        U20.m_0
    input  pin I_13.lat_s/C
    instance   I_13.lat_s (cell ORCALUT4)
    output pin I_13.lat_s/Z
    net        U20.m_0
@W: BN137 :|Found combinational loop during mapping at net U21.m_0
9) instance I_11.lat_s (view:work.Top(verilog)), output net "U21.m_0" in work.Top(verilog)
    net        U21.m_0
    input  pin I_11.lat_s/C
    instance   I_11.lat_s (cell ORCALUT4)
    output pin I_11.lat_s/Z
    net        U21.m_0
@W: BN137 :|Found combinational loop during mapping at net U22.m_0
10) instance I_10.lat_s (view:work.Top(verilog)), output net "U22.m_0" in work.Top(verilog)
    net        U22.m_0
    input  pin I_10.lat_s/C
    instance   I_10.lat_s (cell ORCALUT4)
    output pin I_10.lat_s/Z
    net        U22.m_0
@W: BN137 :|Found combinational loop during mapping at net U23.m_0
11) instance I_9.lat_s (view:work.Top(verilog)), output net "U23.m_0" in work.Top(verilog)
    net        U23.m_0
    input  pin I_9.lat_s/C
    instance   I_9.lat_s (cell ORCALUT4)
    output pin I_9.lat_s/Z
    net        U23.m_0
@W: BN137 :|Found combinational loop during mapping at net U24.m_0
12) instance I_7.lat_s (view:work.Top(verilog)), output net "U24.m_0" in work.Top(verilog)
    net        U24.m_0
    input  pin I_7.lat_s/C
    instance   I_7.lat_s (cell ORCALUT4)
    output pin I_7.lat_s/Z
    net        U24.m_0
@W: BN137 :|Found combinational loop during mapping at net U30.m_0
13) instance I_6.lat_s (view:work.Top(verilog)), output net "U30.m_0" in work.Top(verilog)
    net        U30.m_0
    input  pin I_6.lat_s/C
    instance   I_6.lat_s (cell ORCALUT4)
    output pin I_6.lat_s/Z
    net        U30.m_0
@W: BN137 :|Found combinational loop during mapping at net U31.m_0
14) instance I_4.lat_s (view:work.Top(verilog)), output net "U31.m_0" in work.Top(verilog)
    net        U31.m_0
    input  pin I_4.lat_s/C
    instance   I_4.lat_s (cell ORCALUT4)
    output pin I_4.lat_s/Z
    net        U31.m_0
@W: BN137 :|Found combinational loop during mapping at net U32.m_0
15) instance I_5.lat_s (view:work.Top(verilog)), output net "U32.m_0" in work.Top(verilog)
    net        U32.m_0
    input  pin I_5.lat_s/C
    instance   I_5.lat_s (cell ORCALUT4)
    output pin I_5.lat_s/Z
    net        U32.m_0
@W: BN137 :|Found combinational loop during mapping at net U33.m_0
16) instance I_3.lat_s (view:work.Top(verilog)), output net "U33.m_0" in work.Top(verilog)
    net        U33.m_0
    input  pin I_3.lat_s/C
    instance   I_3.lat_s (cell ORCALUT4)
    output pin I_3.lat_s/Z
    net        U33.m_0
@W: BN137 :|Found combinational loop during mapping at net U34.m_0
17) instance I_2.lat_s (view:work.Top(verilog)), output net "U34.m_0" in work.Top(verilog)
    net        U34.m_0
    input  pin I_2.lat_s/C
    instance   I_2.lat_s (cell ORCALUT4)
    output pin I_2.lat_s/Z
    net        U34.m_0
@W: BN137 :|Found combinational loop during mapping at net U35.m_0
18) instance I_1.lat_s (view:work.Top(verilog)), output net "U35.m_0" in work.Top(verilog)
    net        U35.m_0
    input  pin I_1.lat_s/C
    instance   I_1.lat_s (cell ORCALUT4)
    output pin I_1.lat_s/Z
    net        U35.m_0
@W: BN137 :|Found combinational loop during mapping at net OutpA_c_0[1]
19) instance I_21.lat_s (view:work.Top(verilog)), output net "OutpA_c_0[1]" in work.Top(verilog)
    net        OutpA_c_0[1]
    input  pin I_21.lat_s/B
    instance   I_21.lat_s (cell ORCALUT4)
    output pin I_21.lat_s/Z
    net        OutpA_c_0[1]
@W: BN137 :|Found combinational loop during mapping at net OutpB_c_0[1]
20) instance I_19.lat_s (view:work.Top(verilog)), output net "OutpB_c_0[1]" in work.Top(verilog)
    net        OutpB_c_0[1]
    input  pin I_19.lat_s/B
    instance   I_19.lat_s (cell ORCALUT4)
    output pin I_19.lat_s/Z
    net        OutpB_c_0[1]
@W: BN137 :|Found combinational loop during mapping at net OutpC_c_0[1]
21) instance I_12.lat_s (view:work.Top(verilog)), output net "OutpC_c_0[1]" in work.Top(verilog)
    net        OutpC_c_0[1]
    input  pin I_12.lat_s/B
    instance   I_12.lat_s (cell ORCALUT4)
    output pin I_12.lat_s/Z
    net        OutpC_c_0[1]
@W: BN137 :|Found combinational loop during mapping at net OutpD_c_0[1]
22) instance I_8.lat_s (view:work.Top(verilog)), output net "OutpD_c_0[1]" in work.Top(verilog)
    net        OutpD_c_0[1]
    input  pin I_8.lat_s/B
    instance   I_8.lat_s (cell ORCALUT4)
    output pin I_8.lat_s/Z
    net        OutpD_c_0[1]
End of loops
@W: MT420 |Found inferred clock Top|InpA with period 5.00ns. Please declare a user-defined clock on object "p:InpA"

@W: MT420 |Found inferred clock Top|InpB with period 5.00ns. Please declare a user-defined clock on object "p:InpB"

@W: MT420 |Found inferred clock Top|InpC with period 5.00ns. Please declare a user-defined clock on object "p:InpC"

@W: MT420 |Found inferred clock Top|InpD with period 5.00ns. Please declare a user-defined clock on object "p:InpD"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Feb 24 13:48:16 2016
#


Top view:               Top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 3.835

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
Top|InpA           200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_3
Top|InpB           200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_2
Top|InpC           200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_1
Top|InpD           200.0 MHz     NA            5.000         NA            NA        inferred     Inferred_clkgroup_0
System             200.0 MHz     858.1 MHz     5.000         1.165         3.835     system       system_clkgroup    
=====================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
System    System  |  5.000       3.835  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

---------------------------------------
Resource Usage Report
Part: lfe3_150ea-8

Register bits: 0 of 149040 (0%)
PIC Latch:       0
I/O cells:       34


Details:
AND2:           180
GSR:            1
IB:             22
OB:             12
ORCALUT4:       52
PUR:            1
VHI:            1
VLO:            23
false:          22
true:           44
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 52MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 24 13:48:16 2016

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
