{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.25",
   "Default View_TopLeft":"-219,-126",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ddr -pg 1 -lvl 5 -x 1450 -y 70 -defaultsOSRD
preplace port pcie -pg 1 -lvl 5 -x 1450 -y 720 -defaultsOSRD
preplace port bram -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port ddr_s_axi -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port sys_clk_i -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port sys_rst_n_i -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port pcie_clk_o -pg 1 -lvl 5 -x 1450 -y 510 -defaultsOSRD
preplace port pcie_rst_n_o -pg 1 -lvl 5 -x 1450 -y 760 -defaultsOSRD
preplace port pcie_user_lnk_up_o -pg 1 -lvl 5 -x 1450 -y 740 -defaultsOSRD
preplace port pcie_clk_i -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port pcie_rst_n_i -pg 1 -lvl 0 -x 0 -y 760 -defaultsOSRD
preplace port init_calib_complete_o -pg 1 -lvl 5 -x 1450 -y 150 -defaultsOSRD
preplace portBus pcie_usr_irq_req_i -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace portBus reg_bus_o -pg 1 -lvl 5 -x 1450 -y 600 -defaultsOSRD
preplace portBus reg_bus_i -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 3 -x 830 -y 750 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1240 -y 110 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 480 -y 380 -defaultsOSRD
preplace inst reg_wr_axil_0 -pg 1 -lvl 4 -x 1240 -y 600 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 830 -y 320 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 830 -y 140 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 3 -x 830 -y 500 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 1 -x 190 -y 360 -defaultsOSRD
preplace netloc sys_rst_n_i_1 1 0 4 30J 260 NJ 260 630 80 1000J
preplace netloc sys_clk_i_1 1 0 4 20J 250 NJ 250 620 70 1030J
preplace netloc mig_7series_0_ui_clk 1 2 3 650 10 NJ 10 1430
preplace netloc usr_irq_req_0_1 1 0 3 NJ 780 NJ 780 NJ
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 3 660 60 1040J 210 1420
preplace netloc util_vector_logic_0_Res 1 3 1 NJ 140
preplace netloc mig_7series_0_init_calib_complete 1 4 1 NJ 150
preplace netloc xdma_0_axi_aclk 1 0 5 50 280 330 280 640 200 1010 510 NJ
preplace netloc xdma_0_axi_aresetn 1 0 5 50 440 340 50 NJ 50 1050 760 NJ
preplace netloc xdma_0_user_lnk_up 1 3 2 NJ 740 NJ
preplace netloc reg_wr_axil_0_reg_bus_o 1 4 1 NJ 600
preplace netloc reg_bus_i_0_1 1 0 4 NJ 590 NJ 590 NJ 590 NJ
preplace netloc sys_clk_0_1 1 0 3 NJ 740 NJ 740 NJ
preplace netloc sys_rst_n_0_1 1 0 3 NJ 760 NJ 760 NJ
preplace netloc smartconnect_0_M00_AXI 1 3 1 1020 80n
preplace netloc xdma_0_M_AXI 1 2 2 660 430 990
preplace netloc mig_7series_0_DDR3 1 4 1 NJ 70
preplace netloc xdma_0_M_AXI_LITE 1 3 1 1060 570n
preplace netloc xdma_0_pcie_mgt 1 3 2 NJ 720 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 640 380n
preplace netloc BRAM_PORTA_0_1 1 0 3 NJ 490 NJ 490 NJ
preplace netloc S00_AXI_0_1 1 0 3 NJ 270 NJ 270 NJ
preplace netloc smartconnect_1_M00_AXI 1 1 1 N 360
preplace netloc xdma_0_M_AXI_BYPASS 1 0 4 40 210 NJ 210 NJ 210 1000
levelinfo -pg 1 0 190 480 830 1240 1450
pagesize -pg 1 -db -bbox -sgen -200 0 1630 900
"
}
{
   "da_bram_cntlr_cnt":"2"
}
