Synthesis report
Wed Jul 29 19:40:33 2020
Quartus Prime Version 20.2.0 Build 50 06/11/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis IP Cores Summary
  6. Synthesis Partition Summary
  7. Ignored Source Level Assignments for RISCvJTAG|virtual_jtag_0
  8. Ignored Source Level Assignments for RISCvJTAG|virtual_jtag_0|sld_virtual_jtag_basic_inst
  9. Source Assignments for RISCvJTAG|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|jtag_signal_adapter|sld_jtag_endpoint_adapter_impl_inst|sld_agent_ep_inst|ep
 10. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue
 11. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1
 12. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|pbus|buffer|Queue
 13. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|tile|dcache|data
 14. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|tile|frontend|icache
 15. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|tile|core
 16. Source Assignments for uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component|auto_generated|altera_syncram_impl1
 17. Ignored Source Level Assignments for uFPGACHIP|Platform|sys|uart_0_1|txq
 18. Parameter Settings for User Entity Instance: RISCvJTAG|virtual_jtag_0
 19. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|system_bus_xbar|TLMonitor|plusarg_reader
 20. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|in_xbar|TLMonitor|plusarg_reader
 21. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|TLMonitor|plusarg_reader
 22. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|TLMonitor|plusarg_reader
 23. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|atomics|TLMonitor|plusarg_reader
 24. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer_1|TLMonitor|plusarg_reader
 25. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_bus_named_pbus|widget|TLMonitor|plusarg_reader
 26. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|TLMonitor|plusarg_reader
 27. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|buffer|TLMonitor|plusarg_reader
 28. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|TLMonitor|plusarg_reader
 29. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|buffer|TLMonitor|plusarg_reader
 30. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|TLMonitor|plusarg_reader
 31. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|buffer|TLMonitor|plusarg_reader
 32. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_tile_named_tile|buffer|TLMonitor|plusarg_reader
 33. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|TLMonitor|plusarg_reader
 34. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|widget|TLMonitor|plusarg_reader
 35. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|buffer|TLMonitor|plusarg_reader
 36. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_to_bus_named_cbus|fixer|TLMonitor|plusarg_reader
 37. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_to_bus_named_cbus|widget|TLMonitor|plusarg_reader
 38. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_to_bus_named_cbus|buffer|TLMonitor|plusarg_reader
 39. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|master_splitter|TLMonitor|plusarg_reader
 40. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|TLMonitor|plusarg_reader
 41. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|TLMonitor|plusarg_reader
 42. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_from_tile_named_tile|buffer|TLMonitor|plusarg_reader
 43. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_from_tile_named_tile|fixer|TLMonitor|plusarg_reader
 44. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|in_xbar|TLMonitor|plusarg_reader
 45. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|out_xbar|TLMonitor|plusarg_reader
 46. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|buffer|TLMonitor|plusarg_reader
 47. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|atomics|TLMonitor|plusarg_reader
 48. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|buffer_1|TLMonitor|plusarg_reader
 49. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|TLMonitor|plusarg_reader
 50. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|TLMonitor|plusarg_reader
 51. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|plic|TLMonitor|plusarg_reader
 52. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|clint|TLMonitor|plusarg_reader
 53. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|TLMonitor|plusarg_reader
 54. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|TLMonitor|plusarg_reader
 55. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_0
 56. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_1
 57. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_2
 58. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_3
 59. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_4
 60. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_5
 61. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_6
 62. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_7
 63. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_8
 64. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_9
 65. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_10
 66. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_11
 67. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_12
 68. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_13
 69. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_14
 70. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_15
 71. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_16
 72. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_17
 73. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_18
 74. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_19
 75. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_20
 76. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_21
 77. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_22
 78. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_23
 79. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_24
 80. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_25
 81. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_26
 82. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_27
 83. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_28
 84. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_29
 85. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_30
 86. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_31
 87. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|debugInterrupts|reg_0
 88. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|TLMonitor|plusarg_reader
 89. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_bin|reg_0
 90. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_0|reg_0
 91. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_1|reg_0
 92. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_2|reg_0
 93. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ready_reg|reg_0
 94. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_gray|reg_0
 95. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0
 96. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0
 97. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0
 98. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0
 99. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0
100. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0
101. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0
102. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0
103. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_bin|reg_0
104. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_0|reg_0
105. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_1|reg_0
106. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_2|reg_0
107. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|valid_reg|reg_0
108. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_gray|reg_0
109. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0
110. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0
111. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0
112. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0
113. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0
114. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0
115. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0
116. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0
117. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0
118. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_bin|reg_0
119. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_0|reg_0
120. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_1|reg_0
121. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_2|reg_0
122. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ready_reg|reg_0
123. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_gray|reg_0
124. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0
125. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0
126. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0
127. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0
128. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0
129. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0
130. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0
131. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0
132. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|TLMonitor|plusarg_reader
133. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|TLMonitor_1|plusarg_reader
134. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_bin|reg_0
135. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_0|reg_0
136. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_1|reg_0
137. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_2|reg_0
138. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|valid_reg|reg_0
139. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_gray|reg_0
140. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0
141. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0
142. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0
143. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0
144. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0
145. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0
146. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0
147. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0
148. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0
149. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_bin|reg_0
150. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_0|reg_0
151. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_1|reg_0
152. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_2|reg_0
153. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ready_reg|reg_0
154. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_gray|reg_0
155. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0
156. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0
157. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0
158. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0
159. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0
160. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0
161. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0
162. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0
163. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_bin|reg_0
164. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_0|reg_0
165. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_1|reg_0
166. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_2|reg_0
167. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|valid_reg|reg_0
168. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_gray|reg_0
169. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0
170. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0
171. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0
172. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0
173. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0
174. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0
175. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0
176. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0
177. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0
178. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0
179. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0
180. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0
181. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|tlMasterXbar|TLMonitor|plusarg_reader
182. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|tlMasterXbar|TLMonitor_1|plusarg_reader
183. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|TLMonitor|plusarg_reader
184. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|core|PlusArgTimeout|plusarg_reader
185. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0|reg_0
186. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0|reg_1
187. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|intsource_1|AsyncResetRegVec_w1_i0|reg_0
188. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|maskROM|TLMonitor|plusarg_reader
189. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component
190. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|buffer|TLMonitor|plusarg_reader
191. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|intsource|AsyncResetRegVec_w1_i0|reg_0
192. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|TLMonitor|plusarg_reader
193. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|txm|plusarg_reader
194. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|buffer|TLMonitor|plusarg_reader
195. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_0
196. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_1
197. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_2
198. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_3
199. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_4
200. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_5
201. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|TLMonitor|plusarg_reader
202. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_0
203. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_1
204. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_2
205. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_3
206. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_4
207. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_5
208. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_0
209. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_1
210. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_2
211. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_3
212. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_4
213. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_5
214. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_0
215. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_1
216. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_2
217. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_3
218. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_4
219. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_5
220. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_0
221. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_1
222. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_2
223. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_3
224. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_4
225. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_5
226. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_0
227. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_1
228. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_2
229. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_3
230. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0
231. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0
232. Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0
233. Partition "root_partition" Resource Utilization by Entity
234. State Machine - uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_258_0_state
235. State Machine - uFPGACHIP|Platform|sys|pbus|atomics|_T_258_0_state
236. State Machine - uFPGACHIP|Platform|sys|tile|dcache|release_state
237. State Machine - uFPGACHIP|Platform|sys|tile|dtim_adapter|state
238. State Machine - uFPGACHIP|Platform|sys|tile|core|div|state
239. State Machine - uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg
240. State Machine - Summary
241. Registers Removed During Synthesis
242. Removed Registers Triggering Further Register Optimizations
243. General Register Statistics for Partition "root_partition"
244. Inverted Register Statistics
245. Multiplexer Restructuring Statistics (Restructuring Performed)
246. Registers Added for RAM Pass-Through Logic
247. Registers Packed Into Inferred Megafunctions
248. Source Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1
249. Source Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
250. Source Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
251. Source Assignments for uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
252. Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1
253. Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated|altera_syncram_impl1
254. Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated|altera_syncram_impl1
255. Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1
256. Source Assignments for uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1
257. Source Assignments for uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
258. Source Assignments for uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
259. Source Assignments for uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1
260. Source Assignments for uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
261. Source Assignments for uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1
262. Source Assignments for uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0|auto_generated|altera_syncram_impl1
263. Source Assignments for uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0|auto_generated|altera_syncram_impl1
264. Source Assignments for uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0|auto_generated|altera_syncram_impl1
265. Source Assignments for uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1
266. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0
267. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0
268. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0
269. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0
270. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0
271. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0
272. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0
273. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0
274. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0
275. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0
276. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0
277. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0
278. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0
279. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0
280. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0
281. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0
282. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0
283. Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0
284. Post-Synthesis Netlist Statistics for Partition "root_partition"
285. Synthesis Resource Usage Summary for Partition "root_partition"
286. Synthesis RAM Summary for Partition "root_partition"
287. Partition "auto_fab_0" Resource Utilization by Entity
288. Registers Removed During Synthesis
289. General Register Statistics for Partition "auto_fab_0"
290. Inverted Register Statistics
291. Multiplexer Restructuring Statistics (Restructuring Performed)
292. Post-Synthesis Netlist Statistics for Partition "auto_fab_0"
293. Synthesis Resource Usage Summary for Partition "auto_fab_0"
294. Synthesis RAM Summary for Partition "auto_fab_0"
295. Synthesis Messages
296. Synthesis Suppressed Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Wed Jul 29 19:40:32 2020 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; top                                   ;
; Family                ; Stratix 10                            ;
+-----------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                      ;
+---------------------------------------------------------------------------------+----------------------------------+--------------------+
; Option                                                                          ; Setting                          ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------------------+--------------------+
; Device                                                                          ; 1SG280LU2F50E2VG                 ;                    ;
; Top-level entity name                                                           ; top                              ; top                ;
; Family name                                                                     ; Stratix 10                       ; Cyclone 10 GX      ;
; Maximum processors allowed for parallel compilation                             ; 16                               ;                    ;
; Optimization Mode                                                               ; Optimize Netlist for Routability ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                               ; On                 ;
; Enable compact report table                                                     ; Off                              ; Off                ;
; Enable Design Assistant in the compilation flow                                 ; On                               ; On                 ;
; Design Assistant include IP blocks                                              ; Off                              ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                               ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 500                              ; 500                ;
; Allow Register Retiming                                                         ; On                               ; On                 ;
; Allow RAM Retiming                                                              ; Off                              ; Off                ;
; Allow DSP Retiming                                                              ; Off                              ; Off                ;
; Restructure Multiplexers                                                        ; Auto                             ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                              ; Off                ;
; Preserve fewer node names                                                       ; On                               ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                           ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001                     ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                        ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                             ; Auto               ;
; Safe State Machine                                                              ; Auto                             ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000                             ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                              ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                               ; On                 ;
; DSP Block Balancing                                                             ; Auto                             ; Auto               ;
; NOT Gate Push-Back                                                              ; On                               ; On                 ;
; Power-Up Don't Care                                                             ; On                               ; On                 ;
; Disable Register Power-up Initialization                                        ; Off                              ; Off                ;
; Remove Redundant Logic Cells                                                    ; Off                              ; Off                ;
; Remove Duplicate Registers                                                      ; On                               ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                              ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                              ; Off                ;
; Ignore SOFT Buffers                                                             ; On                               ; On                 ;
; Optimization Technique                                                          ; Balanced                         ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                               ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                              ; Off                ;
; Auto ROM Replacement                                                            ; On                               ; On                 ;
; Auto RAM Replacement                                                            ; On                               ; On                 ;
; Auto DSP Block Replacement                                                      ; On                               ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                             ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                               ; On                 ;
; Strict RAM Replacement                                                          ; Off                              ; Off                ;
; Allow Synchronous Control Signals                                               ; On                               ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                              ; Off                ;
; Auto Resource Sharing                                                           ; Off                              ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                              ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                              ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                              ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                              ; Off                ;
; Timing-Driven Synthesis                                                         ; On                               ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                              ; Off                ;
; Synchronization Register Chain Length                                           ; 3                                ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation               ; Normal compilation ;
; HDL message level                                                               ; Level2                           ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                              ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                             ; 5000               ;
; Synthesis Migration Checks for Stratix 10                                       ; Off                              ; Off                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                             ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                              ; 100                ;
; Clock MUX Protection                                                            ; On                               ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                              ; Off                ;
; Block Design Naming                                                             ; Auto                             ; Auto               ;
; SDC constraint protection                                                       ; Off                              ; Off                ;
; Synthesis Effort                                                                ; Auto                             ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                               ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium                           ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                             ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                               ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                               ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                              ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                              ; Off                ;
; Report Parameter Settings                                                       ; On                               ; On                 ;
; Report Source Assignments                                                       ; On                               ; On                 ;
; Size of the Latch Report                                                        ; 100                              ; 100                ;
; Enable State Machines Inference                                                 ; On                               ; On                 ;
; Enable formal verification support during compilation                           ; Off                              ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 15                               ; 15                 ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                              ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                              ; Off                ;
; Fractal Synthesis                                                               ; Off                              ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                                ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Off                              ; Off                ;
; ENABLE_FPGA_TAMPER_DETECTION                                                    ; Off                              ; Off                ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                             ; Auto               ;
+---------------------------------------------------------------------------------+----------------------------------+--------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                                                    ; File Type                              ; File Name with Absolute Path                                                                                                                                                                                                                                                                               ; Library                                   ; MD5                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+
; top.v                                                                                                                                                                                                               ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/top.v                                                                                                                                                                                                               ;                                           ; 57837b63af814c6d465fe0902a54ec00 ;
; ../../../common/vsrc/iobuf.v                                                                                                                                                                                        ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/common/vsrc/iobuf.v                                                                                                                                                                                                                           ;                                           ; 290838f9f7456bc05f52ef5a4319a4f3 ;
; ../../../common/vsrc/bootrom.v                                                                                                                                                                                      ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/common/vsrc/bootrom.v                                                                                                                                                                                                                         ;                                           ; 7de0d589d0e25f5312d691b40b11e4a8 ;
; ../../../../../rocket-chip/src/main/resources/vsrc/plusarg_reader.v                                                                                                                                                 ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/rocket-chip/src/main/resources/vsrc/plusarg_reader.v                                                                                                                                                                                                            ;                                           ; 792c7a56eed61ddd0a80abc4d0206d03 ;
; ../../../../../rocket-chip/src/main/resources/vsrc/AsyncResetReg.v                                                                                                                                                  ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v                                                                                                                                                                                                             ;                                           ; 899d250e16865ba48c2095edf9e31e39 ;
; ../../../../../builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v                                                                                                                                             ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v                                                                                                                                                                                                        ;                                           ; 91d1b54f7150fe53606a98aa87ce622a ;
; rom.ip                                                                                                                                                                                                              ; User File                              ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip                                                                                                                                                                                                              ;                                           ; 0173f3f89e2466503b0a93e1a3cb5c60 ;
; rom/rom_1port_2010/synth/rom_rom_1port_2010_eadblwq.v                                                                                                                                                               ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/rom_1port_2010/synth/rom_rom_1port_2010_eadblwq.v                                                                                                                                                               ; rom_1port_2010                            ; b4c50976ddd59d9b3fb4d47f36a40110 ;
; rom/synth/rom.v                                                                                                                                                                                                     ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom/synth/rom.v                                                                                                                                                                                                     ; rom                                       ; ac660e59bd8e99ff24e9a12267c37cdb ;
; vJTAG.ip                                                                                                                                                                                                            ; User File                              ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/vJTAG.ip                                                                                                                                                                                                            ;                                           ; 9a80d6ce2b5d2ad9ec82a20fa893e831 ;
; vJTAG/synth/vJTAG.v                                                                                                                                                                                                 ; User Verilog HDL File                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/vJTAG/synth/vJTAG.v                                                                                                                                                                                                 ; vJTAG                                     ; cf180673971fa730c05b8576d967b8de ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                                                                                         ; Megafunction                           ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                                                                                                                                                                                ; altera_work                               ; 044c13cfc7426795756639ff9229b502 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                   ; Megafunction                           ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                                                                                          ; altera_work                               ; 862120278ce3940b104dc7079683fd67 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                              ; Encrypted Megafunction                 ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                                                                                     ; altera_work                               ; fe111aef841f4f20147e35008ee7b43e ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                          ; Encrypted Megafunction                 ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                                                                                 ; altera_work                               ; b56e22bc80a54f9aee0f425453f357d8 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                              ; Megafunction                           ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                                                                                     ; altera_work                               ; b74e80d8f418042b7dfde45a9e33d4ec ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                 ; Megafunction                           ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                                                                        ; altera_work                               ; 387b91480aade8b64be8d310a7a4efb2 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_syncram.tdf                                                                                                                                         ; Megafunction                           ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_syncram.tdf                                                                                                                                                                                                                                ; rom_1port_2010                            ; c58c4520c0f49b185e116e09c8a7e38c ;
; cbx.lst                                                                                                                                                                                                             ; Megafunction                           ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/cbx.lst                                                                                                                                                                                                                                           ;                                           ; 9364e54b3730c324baf217a35ed85425 ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_2hg4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_2hg4.tdf                                                                                                                                                               ;                                           ; 8c81c3a39d6da8cab13583ef46ecb77d ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_ant1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_ant1.tdf                                                                                                                                                                    ;                                           ; 32b1920d2429c75df5c2d83ce77e77d8 ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/sdboot.hex                                                                                                                   ; Auto-Found Memory Initialization File  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/sdboot.hex                                                                                                                                                                                                          ;                                           ; 3afc805d14ac2a200eed3a54df0d0249 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                ; Encrypted Auto-Generated Megafunction  ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                                                                                       ; altera_sld                                ; bf2d1d0641db316b7b427871d20fb054 ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                    ; Encrypted Auto-Generated Megafunction  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                    ; alt_sld_fab_0_10                          ; 605918df804ffcc4f8da72cacd504475 ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_qdketaq.v                                                    ; Encrypted Auto-Generated Megafunction  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_qdketaq.v                                                    ; alt_sld_fab_1920                          ; a74de9a99cbfcfd138fc1163c5ec0a4f ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_c5psxrq.sv ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_c5psxrq.sv ; altera_connection_identification_hub_1920 ; e7bdf6e0c60831f25df30f574460b6fe ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                            ; Encrypted Auto-Generated Megafunction  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                            ; altera_jtag_wys_atom_1920                 ; 2155d9c2c0fa0b4a79c5350e95690369 ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui.vhd                                  ; Encrypted Auto-Generated Megafunction  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui.vhd                                  ; altera_sld_jtag_hub_1920                  ; 022fa85b888ce25572d1dea806325c97 ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_splitter_1920/synth/alt_sld_fab_0_altera_sld_splitter_1920_zh76hji.sv                                   ; Encrypted Auto-Generated Megafunction  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_splitter_1920/synth/alt_sld_fab_0_altera_sld_splitter_1920_zh76hji.sv                                   ; altera_sld_splitter_1920                  ; 5e040942d9af48793d4f153df76e6481 ;
; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                              ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                              ; alt_sld_fab_0                             ; da05a75c1ec7a93a9ce16ab31c62ef82 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                           ; Encrypted Megafunction                 ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                                                                                  ; altera_work                               ; 3eb67d05bee3838834492ac4f879d334 ;
; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                             ; Encrypted Megafunction                 ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                                                                                    ; altera_work                               ; fabe509236e807242b23e326ed053aea ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_9sa4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_9sa4.tdf                                                                                                                                                               ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_pff1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_pff1.tdf                                                                                                                                                                    ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/mux_b8e.tdf                                                                                         ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/mux_b8e.tdf                                                                                                                                                                                ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_slc4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_slc4.tdf                                                                                                                                                               ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/decode_rdd.tdf                                                                                      ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/decode_rdd.tdf                                                                                                                                                                             ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_c9h1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_c9h1.tdf                                                                                                                                                                    ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_dsm1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_dsm1.tdf                                                                                                                                                                    ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_eld4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_eld4.tdf                                                                                                                                                               ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_vpa4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_vpa4.tdf                                                                                                                                                               ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_fdf1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_fdf1.tdf                                                                                                                                                                    ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_m2h1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_m2h1.tdf                                                                                                                                                                    ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_6fc4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_6fc4.tdf                                                                                                                                                               ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_abh1.tdf                                                                             ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_abh1.tdf                                                                                                                                                                    ;                                           ;                                  ;
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_qnc4.tdf                                                                        ; Auto-Generated Megafunction            ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_qnc4.tdf                                                                                                                                                               ;                                           ;                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                                                                                                                            ;
+-------------------+---------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor            ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                                                                                     ;
+-------------------+---------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Intel Corporation ; rom_1port           ; 20.1.0  ; N/A          ; N/A          ; uFPGACHIP|Platform|sys|maskROM|rom|r                          ; rom.ip                                                                                              ;
; Intel Corporation ; alt_sld_fab         ; 19.2.0  ; N/A          ; N/A          ; auto_fab_0                                                    ; qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0                                      ;                                                                                                     ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                        ;                                                                                                     ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|splitter               ;                                                                                                     ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric              ;                                                                                                     ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins               ;                                                                                                     ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst     ;                                                                                                     ;
; Intel FPGA        ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_mod_inst ;                                                                                                     ;
; Intel Corporation ; altera_virtual_jtag ; 19.2.0  ; N/A          ; N/A          ; RISCvJTAG                                                     ; vJTAG.ip                                                                                            ;
+-------------------+---------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
;  auto_fab_0    ; auto_fab_0     ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for RISCvJTAG|virtual_jtag_0                                                                                  ;
+-----------------------+-------+----+-------------------------+---------------------------------------------------------------------------------+
; Assignment            ; Value ; To ; Reason                  ; Location                                                                        ;
+-----------------------+-------+----+-------------------------+---------------------------------------------------------------------------------+
; VERILOG_INPUT_VERSION ; 1     ; -  ; Invalid assignment name ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag.v(32) ;
; VERILOG_2001          ; 1     ; -  ; Invalid assignment name ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag.v(32) ;
+-----------------------+-------+----+-------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for RISCvJTAG|virtual_jtag_0|sld_virtual_jtag_basic_inst                                                            ;
+-----------------------+-------+----+-------------------------+---------------------------------------------------------------------------------------+
; Assignment            ; Value ; To ; Reason                  ; Location                                                                              ;
+-----------------------+-------+----+-------------------------+---------------------------------------------------------------------------------------+
; VERILOG_INPUT_VERSION ; 1     ; -  ; Invalid assignment name ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v(32) ;
; VERILOG_2001          ; 1     ; -  ; Invalid assignment name ; /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v(32) ;
+-----------------------+-------+----+-------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for RISCvJTAG|virtual_jtag_0|sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl_inst|jtag_signal_adapter|sld_jtag_endpoint_adapter_impl_inst|sld_agent_ep_inst|ep ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue                                                                                    ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                   ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 2     ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(14031) ;
; ORIG_WIDTH ; 32    ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(14031) ;
; ORIG_DEPTH ; 2     ; clk_write_port_5 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(14037) ;
; ORIG_WIDTH ; 32    ; clk_write_port_5 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(14037) ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1                                                                                  ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                   ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 2     ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(14337) ;
; ORIG_WIDTH ; 32    ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(14337) ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|pbus|buffer|Queue                                                                                                ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                   ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 2     ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(97370) ;
; ORIG_WIDTH ; 31    ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(97370) ;
; ORIG_DEPTH ; 2     ; clk_write_port_5 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(97376) ;
; ORIG_WIDTH ; 32    ; clk_write_port_5 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(97376) ;
+------------+-------+------------------+-------------------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|tile|dcache|data                                                                                                  ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                    ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 4096  ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156502) ;
; ORIG_WIDTH ; 8     ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156502) ;
; ORIG_DEPTH ; 4096  ; clk_write_port_1 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156505) ;
; ORIG_WIDTH ; 8     ; clk_write_port_1 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156505) ;
; ORIG_DEPTH ; 4096  ; clk_write_port_2 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156508) ;
; ORIG_WIDTH ; 8     ; clk_write_port_2 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156508) ;
; ORIG_DEPTH ; 4096  ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156511) ;
; ORIG_WIDTH ; 8     ; clk_write_port_3 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(156511) ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|tile|frontend|icache                                                                                              ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                    ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 64    ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(160580) ;
; ORIG_WIDTH ; 21    ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(160580) ;
; ORIG_DEPTH ; 1024  ; clk_write_port_1 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(160583) ;
; ORIG_WIDTH ; 32    ; clk_write_port_1 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(160583) ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|tile|core                                                                                                         ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                    ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 31    ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(175717) ;
; ORIG_WIDTH ; 32    ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(175717) ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Source Level Assignments for uFPGACHIP|Platform|sys|uart_0_1|txq                                                                                                      ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Assignment ; Value ; To               ; Reason                  ; Location                                                                                                    ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; ORIG_DEPTH ; 8     ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(187134) ;
; ORIG_WIDTH ; 8     ; clk_write_port_0 ; Invalid assignment name ; /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v(187134) ;
+------------+-------+------------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCvJTAG|virtual_jtag_0 ;
+-------------------------+------------------+--------------------------+
; Parameter Name          ; Value            ; Type                     ;
+-------------------------+------------------+--------------------------+
; sld_auto_instance_index ; YES              ; String                   ;
; sld_instance_index      ; 0                ; Signed Integer           ;
; sld_ir_width            ; 1                ; Signed Integer           ;
; sld_sim_n_scan          ; 0                ; Signed Integer           ;
; sld_sim_action          ; UNUSED           ; String                   ;
; sld_sim_total_length    ; 0                ; Signed Integer           ;
; lpm_type                ; sld_virtual_jtag ; String                   ;
; lpm_hint                ; UNUSED           ; String                   ;
+-------------------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|system_bus_xbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                       ;
+----------------+---------------------+----------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                     ;
; DEFAULT        ; 0                   ; Signed Integer                                                             ;
+----------------+---------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|in_xbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                           ;
+----------------+---------------------+--------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                                 ;
+----------------+---------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                            ;
+----------------+---------------------+---------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                          ;
; DEFAULT        ; 0                   ; Signed Integer                                                                  ;
+----------------+---------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                          ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                ;
+----------------+---------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|atomics|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                           ;
+----------------+---------------------+--------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                                 ;
+----------------+---------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer_1|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                            ;
+----------------+---------------------+---------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                          ;
; DEFAULT        ; 0                   ; Signed Integer                                                                  ;
+----------------+---------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_bus_named_pbus|widget|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                    ;
+----------------+---------------------+---------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                  ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                          ;
+----------------+---------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                          ;
+----------------+---------------------+---------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                                ;
+----------------+---------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                      ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                    ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                            ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                           ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                                 ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                       ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                     ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                             ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                           ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                                 ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                       ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                     ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                             ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_tile_named_tile|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                     ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                   ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                           ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|TLMonitor|plusarg_reader ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                             ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                           ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                                   ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|widget|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                         ;
+----------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                       ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                               ;
+----------------+---------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                         ;
+----------------+---------------------+--------------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                                       ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                               ;
+----------------+---------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_to_bus_named_cbus|fixer|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                       ;
+----------------+---------------------+--------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                     ;
; DEFAULT        ; 0                   ; Signed Integer                                                                             ;
+----------------+---------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_to_bus_named_cbus|widget|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                        ;
+----------------+---------------------+---------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                      ;
; DEFAULT        ; 0                   ; Signed Integer                                                                              ;
+----------------+---------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_to_bus_named_cbus|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                        ;
+----------------+---------------------+---------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                      ;
; DEFAULT        ; 0                   ; Signed Integer                                                                              ;
+----------------+---------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|master_splitter|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                       ;
+----------------+---------------------+----------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                     ;
; DEFAULT        ; 0                   ; Signed Integer                                                             ;
+----------------+---------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                  ;
+----------------+---------------------+---------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                ;
; DEFAULT        ; 0                   ; Signed Integer                                                                        ;
+----------------+---------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                   ;
+----------------+---------------------+----------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                 ;
; DEFAULT        ; 0                   ; Signed Integer                                                                         ;
+----------------+---------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_from_tile_named_tile|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                           ;
+----------------+---------------------+------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                 ;
+----------------+---------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|sbus|coupler_from_tile_named_tile|fixer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                          ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|in_xbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                               ;
+----------------+---------------------+--------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                             ;
; DEFAULT        ; 0                   ; Signed Integer                                                     ;
+----------------+---------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|out_xbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                ;
+----------------+---------------------+---------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                              ;
; DEFAULT        ; 0                   ; Signed Integer                                                      ;
+----------------+---------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                              ;
+----------------+---------------------+-------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                            ;
; DEFAULT        ; 0                   ; Signed Integer                                                    ;
+----------------+---------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|atomics|TLMonitor|plusarg_reader ;
+----------------+---------------------+--------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                               ;
+----------------+---------------------+--------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                             ;
; DEFAULT        ; 0                   ; Signed Integer                                                     ;
+----------------+---------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|buffer_1|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                ;
+----------------+---------------------+---------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                              ;
; DEFAULT        ; 0                   ; Signed Integer                                                      ;
+----------------+---------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|TLMonitor|plusarg_reader ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                              ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                      ;
+----------------+---------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|TLMonitor|plusarg_reader ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                 ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                                               ;
; DEFAULT        ; 0                   ; Signed Integer                                                                                       ;
+----------------+---------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|plic|TLMonitor|plusarg_reader ;
+----------------+---------------------+------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                       ;
+----------------+---------------------+------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                     ;
; DEFAULT        ; 0                   ; Signed Integer                                             ;
+----------------+---------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|clint|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                        ;
+----------------+---------------------+-------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                      ;
; DEFAULT        ; 0                   ; Signed Integer                                              ;
+----------------+---------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                          ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                ;
+----------------+---------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                          ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                ;
+----------------+---------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_3 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_4 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_5 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_6 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_7 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_8 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_9 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_10 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_11 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_12 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_13 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_14 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_15 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_16 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_17 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_18 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_19 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_20 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_21 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_22 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_23 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_24 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_25 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_26 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_27 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_28 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_29 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_30 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_31 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|debugInterrupts|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                          ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                ;
+----------------+---------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_bin|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ready_reg|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_gray|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_bin|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|valid_reg|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_gray|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_bin|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ready_reg|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_gray|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                          ;
+----------------+---------------------+-------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                                ;
+----------------+---------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|TLMonitor_1|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                            ;
+----------------+---------------------+---------------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                          ;
; DEFAULT        ; 0                   ; Signed Integer                                                                  ;
+----------------+---------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_bin|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|valid_reg|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_gray|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_bin|reg_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ready_reg|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_gray|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_bin|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_0|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_1|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_2|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|valid_reg|reg_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_gray|reg_0 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|tlMasterXbar|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                    ;
+----------------+---------------------+-------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                  ;
; DEFAULT        ; 0                   ; Signed Integer                                                          ;
+----------------+---------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|tlMasterXbar|TLMonitor_1|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                      ;
+----------------+---------------------+---------------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                    ;
; DEFAULT        ; 0                   ; Signed Integer                                                            ;
+----------------+---------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                              ;
+----------------+---------------------+-------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                            ;
; DEFAULT        ; 0                   ; Signed Integer                                                    ;
+----------------+---------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|tile|core|PlusArgTimeout|plusarg_reader ;
+----------------+--------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                  ;
+----------------+--------------------+-----------------------------------------------------------------------+
; FORMAT         ; max_core_cycles=%d ; String                                                                ;
; DEFAULT        ; 0                  ; Signed Integer                                                        ;
+----------------+--------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0|reg_0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0|reg_1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|intsource_1|AsyncResetRegVec_w1_i0|reg_0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|maskROM|TLMonitor|plusarg_reader ;
+----------------+---------------------+---------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                          ;
+----------------+---------------------+---------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                        ;
; DEFAULT        ; 0                   ; Signed Integer                                                ;
+----------------+---------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component                                                          ;
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                             ; Value                                                                                             ; Type           ;
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                                                         ; Untyped        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                                                              ; Untyped        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                                                             ; Untyped        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                                                             ; Untyped        ;
; ADDRESS_ACLR_A                                             ; NONE                                                                                              ; Untyped        ;
; ADDRESS_ACLR_B                                             ; NONE                                                                                              ; Untyped        ;
; ADDRESS_REG_B                                              ; CLOCK1                                                                                            ; Untyped        ;
; BYTE_SIZE                                                  ; 8                                                                                                 ; Untyped        ;
; BYTEENA_REG_B                                              ; CLOCK1                                                                                            ; Untyped        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A                                       ; BYPASS                                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; BYPASS                                                                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                                                             ; Untyped        ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                                                             ; Untyped        ;
; ENABLE_ECC                                                 ; FALSE                                                                                             ; Untyped        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                                                             ; Untyped        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                                                                                             ; Untyped        ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                                                                ; Untyped        ;
; IMPLEMENT_IN_LES                                           ; OFF                                                                                               ; Untyped        ;
; INDATA_REG_B                                               ; CLOCK1                                                                                            ; Untyped        ;
; INIT_FILE                                                  ; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/sdboot.hex ; Untyped        ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                                                            ; Untyped        ;
; init_file_restructured                                     ; UNUSED                                                                                            ; Untyped        ;
; INSTANCE_NAME                                              ; UNUSED                                                                                            ; Untyped        ;
; LOW_POWER_MODE                                             ; AUTO                                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                                              ; 2048                                                                                              ; Signed Integer ;
; NUMWORDS_A                                                 ; 2048                                                                                              ; Signed Integer ;
; NUMWORDS_B                                                 ; 0                                                                                                 ; Untyped        ;
; OPERATION_MODE                                             ; ROM                                                                                               ; Untyped        ;
; OPTIMIZATION_OPTION                                        ; AUTO                                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                                             ; NONE                                                                                              ; Untyped        ;
; OUTDATA_ACLR_B                                             ; NONE                                                                                              ; Untyped        ;
; OUTDATA_REG_A                                              ; CLOCK0                                                                                            ; Untyped        ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                                                                      ; Untyped        ;
; OUTDATA_SCLR_A                                             ; NONE                                                                                              ; Untyped        ;
; OUTDATA_SCLR_B                                             ; NONE                                                                                              ; Untyped        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                                                             ; Untyped        ;
; RAM_BLOCK_TYPE                                             ; AUTO                                                                                              ; Untyped        ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                                                            ; Untyped        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                                                              ; Untyped        ;
; WIDTH_A                                                    ; 32                                                                                                ; Signed Integer ;
; WIDTH_B                                                    ; 1                                                                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                                            ; 1                                                                                                 ; Signed Integer ;
; WIDTH_BYTEENA_B                                            ; 1                                                                                                 ; Untyped        ;
; WIDTH_ECCENCPARITY                                         ; 8                                                                                                 ; Untyped        ;
; WIDTH_ECCSTATUS                                            ; 3                                                                                                 ; Untyped        ;
; WIDTHAD2_A                                                 ; 1                                                                                                 ; Untyped        ;
; WIDTHAD2_B                                                 ; 1                                                                                                 ; Untyped        ;
; WIDTHAD_A                                                  ; 11                                                                                                ; Signed Integer ;
; WIDTHAD_B                                                  ; 1                                                                                                 ; Untyped        ;
; CBXI_PARAMETER                                             ; altera_syncram_ant1                                                                               ; Untyped        ;
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                  ;
+----------------+---------------------+-----------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                ;
; DEFAULT        ; 0                   ; Signed Integer                                                        ;
+----------------+---------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|intsource|AsyncResetRegVec_w1_i0|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                           ;
+----------------+---------------------+----------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                 ;
+----------------+---------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|txm|plusarg_reader ;
+----------------+------------+-------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                              ;
+----------------+------------+-------------------------------------------------------------------+
; FORMAT         ; uart_tx=%d ; String                                                            ;
; DEFAULT        ; 1          ; Signed Integer                                                    ;
+----------------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|buffer|TLMonitor|plusarg_reader ;
+----------------+---------------------+-----------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                  ;
+----------------+---------------------+-----------------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                                ;
; DEFAULT        ; 0                   ; Signed Integer                                                        ;
+----------------+---------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|TLMonitor|plusarg_reader ;
+----------------+---------------------+----------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                           ;
+----------------+---------------------+----------------------------------------------------------------+
; FORMAT         ; tilelink_timeout=%d ; String                                                         ;
; DEFAULT        ; 0                   ; Signed Integer                                                 ;
+----------------+---------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_4 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_5 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_5 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_4 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_5 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_3 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_4 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_5 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; RESET_VALUE    ; 0     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; IOPLLs ; Full Hierarchy Name                                                                                           ; Entity Name                             ; Library Name   ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+
; |                                                              ; 11034 (2)           ; 6307 (0)                  ; 231488            ; 3          ; 0    ; 0 (0)  ; |                                                                                                             ; top                                     ; altera_work    ;
;    |uFPGACHIP|                                                 ; 11032 (85)          ; 6307 (64)                 ; 231488            ; 3          ; 0    ; 0 (0)  ; uFPGACHIP                                                                                                     ; FPGAChip                                ; altera_work    ;
;       |Platform|                                               ; 10947 (0)           ; 6243 (2)                  ; 231488            ; 3          ; 0    ; 0 (0)  ; uFPGACHIP|Platform                                                                                            ; Platform                                ; altera_work    ;
;          |sys|                                                 ; 10947 (0)           ; 6241 (0)                  ; 231488            ; 3          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys                                                                                        ; System                                  ; altera_work    ;
;             |asyncXing_1|                                      ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|asyncXing_1                                                                            ; IntXing_1                               ; altera_work    ;
;                |SynchronizerShiftReg_w6_d3|                    ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|asyncXing_1|SynchronizerShiftReg_w6_d3                                                 ; SynchronizerShiftReg_w6_d3              ; altera_work    ;
;             |asyncXing|                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|asyncXing                                                                              ; IntXing                                 ; altera_work    ;
;                |SynchronizerShiftReg_w1_d3|                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|asyncXing|SynchronizerShiftReg_w1_d3                                                   ; SynchronizerShiftReg_w1_d3              ; altera_work    ;
;             |clint|                                            ; 105 (105)           ; 129 (129)                 ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|clint                                                                                  ; CLINT                                   ; altera_work    ;
;             |debug_1|                                          ; 1927 (0)            ; 905 (0)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1                                                                                ; TLDebugModule                           ; altera_work    ;
;                |dmInner|                                       ; 1862 (0)            ; 760 (0)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner                                                                        ; TLDebugModuleInnerAsync                 ; altera_work    ;
;                   |AsyncQueueSink|                             ; 2 (2)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink                                                         ; AsyncQueueSink_2                        ; altera_work    ;
;                      |AsyncValidSync_1|                        ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1                                        ; AsyncValidSync_1                        ; altera_work    ;
;                         |sink_extend|                          ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend                            ; AsyncResetSynchronizerShiftReg_w1_d1_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0                     ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0               ; AsyncResetReg                           ; altera_work    ;
;                      |AsyncValidSync_2|                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2                                        ; AsyncValidSync_2                        ; altera_work    ;
;                         |sink_valid|                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid                             ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                      |AsyncValidSync|                          ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync                                          ; AsyncValidSync                          ; altera_work    ;
;                         |source_valid|                         ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid                             ; AsyncResetSynchronizerShiftReg_w1_d4_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_0                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_1                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_2                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                            |sync_3|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0                ; AsyncResetReg                           ; altera_work    ;
;                      |deq_bits_reg|                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg                                            ; SynchronizerShiftReg_w12_d1             ; altera_work    ;
;                      |ridx_bin|                                ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_bin                                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_bin|reg_0                                          ; AsyncResetReg                           ; altera_work    ;
;                      |ridx_gray|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_gray                                               ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_gray|reg_0                                         ; AsyncResetReg                           ; altera_work    ;
;                      |valid_reg|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|valid_reg                                               ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|valid_reg|reg_0                                         ; AsyncResetReg                           ; altera_work    ;
;                      |widx_gray|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray                                               ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                         |sync_0|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_0                                        ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_0|reg_0                                  ; AsyncResetReg                           ; altera_work    ;
;                         |sync_1|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_1                                        ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_1|reg_0                                  ; AsyncResetReg                           ; altera_work    ;
;                         |sync_2|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_2                                        ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_2|reg_0                                  ; AsyncResetReg                           ; altera_work    ;
;                   |dmInner|                                    ; 1855 (1855)         ; 629 (629)                 ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner                                                                ; TLDebugModuleInner                      ; altera_work    ;
;                   |dmactiveSync|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync                                                           ; ResetCatchAndSync_d3                    ; altera_work    ;
;                      |AsyncResetSynchronizerShiftReg_w1_d3_i0| ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0                   ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                         |sync_0|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                         |sync_1|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                         |sync_2|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                   |dmiXing|                                    ; 5 (0)               ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing                                                                ; TLAsyncCrossingSink                     ; altera_work    ;
;                      |AsyncQueueSink|                          ; 3 (2)               ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink                                                 ; AsyncQueueSink_1                        ; altera_work    ;
;                         |AsyncValidSync_1|                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1                                ; AsyncValidSync_1                        ; altera_work    ;
;                            |sink_extend|                       ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend                    ; AsyncResetSynchronizerShiftReg_w1_d1_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0             ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0       ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync_2|                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2                                ; AsyncValidSync_2                        ; altera_work    ;
;                            |sink_valid|                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid                     ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync|                       ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync                                  ; AsyncValidSync                          ; altera_work    ;
;                            |source_valid|                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid                     ; AsyncResetSynchronizerShiftReg_w1_d4_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_0              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_1              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_2              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_3|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                         |deq_bits_reg|                         ; 1 (1)               ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg                                    ; SynchronizerShiftReg_w55_d1             ; altera_work    ;
;                         |ridx_bin|                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_bin                                        ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_bin|reg_0                                  ; AsyncResetReg                           ; altera_work    ;
;                         |ridx_gray|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_gray                                       ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_gray|reg_0                                 ; AsyncResetReg                           ; altera_work    ;
;                         |valid_reg|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|valid_reg                                       ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|valid_reg|reg_0                                 ; AsyncResetReg                           ; altera_work    ;
;                         |widx_gray|                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray                                       ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_0                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_0|reg_0                          ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_1                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_1|reg_0                          ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_2                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_2|reg_0                          ; AsyncResetReg                           ; altera_work    ;
;                      |AsyncQueueSource|                        ; 2 (2)               ; 46 (32)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource                                               ; AsyncQueueSource_2                      ; altera_work    ;
;                         |AsyncValidSync_1|                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1                              ; AsyncValidSync_1                        ; altera_work    ;
;                            |sink_extend|                       ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend                  ; AsyncResetSynchronizerShiftReg_w1_d1_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0           ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0     ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync_2|                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2                              ; AsyncValidSync_2                        ; altera_work    ;
;                            |sink_valid|                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid                   ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync|                       ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync                                ; AsyncValidSync                          ; altera_work    ;
;                            |source_valid|                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid                   ; AsyncResetSynchronizerShiftReg_w1_d4_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_0            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_1            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_2            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_3|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                         |ready_reg|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ready_reg                                     ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ready_reg|reg_0                               ; AsyncResetReg                           ; altera_work    ;
;                         |ridx_gray|                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray                                     ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_0                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_0|reg_0                        ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_1                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_1|reg_0                        ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_2                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_2|reg_0                        ; AsyncResetReg                           ; altera_work    ;
;                         |widx_bin|                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_bin                                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_bin|reg_0                                ; AsyncResetReg                           ; altera_work    ;
;                         |widx_gray|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_gray                                     ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_gray|reg_0                               ; AsyncResetReg                           ; altera_work    ;
;                |dmOuter|                                       ; 65 (0)              ; 145 (0)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter                                                                        ; TLDebugModuleOuterAsync                 ; altera_work    ;
;                   |AsyncQueueSource|                           ; 4 (4)               ; 26 (12)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource                                                       ; AsyncQueueSource_1                      ; altera_work    ;
;                      |AsyncValidSync_1|                        ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1                                      ; AsyncValidSync_1                        ; altera_work    ;
;                         |sink_extend|                          ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend                          ; AsyncResetSynchronizerShiftReg_w1_d1_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0                   ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0             ; AsyncResetReg                           ; altera_work    ;
;                      |AsyncValidSync_2|                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2                                      ; AsyncValidSync_2                        ; altera_work    ;
;                         |sink_valid|                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid                           ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                      |AsyncValidSync|                          ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync                                        ; AsyncValidSync                          ; altera_work    ;
;                         |source_valid|                         ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid                           ; AsyncResetSynchronizerShiftReg_w1_d4_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_0                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_1                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_2                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                            |sync_3|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3                    ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0              ; AsyncResetReg                           ; altera_work    ;
;                      |ready_reg|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ready_reg                                             ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ready_reg|reg_0                                       ; AsyncResetReg                           ; altera_work    ;
;                      |ridx_gray|                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray                                             ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                         |sync_0|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_0                                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_0|reg_0                                ; AsyncResetReg                           ; altera_work    ;
;                         |sync_1|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_1                                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_1|reg_0                                ; AsyncResetReg                           ; altera_work    ;
;                         |sync_2|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_2                                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_2|reg_0                                ; AsyncResetReg                           ; altera_work    ;
;                      |widx_bin|                                ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_bin                                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_bin|reg_0                                        ; AsyncResetReg                           ; altera_work    ;
;                      |widx_gray|                               ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_gray                                             ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_gray|reg_0                                       ; AsyncResetReg                           ; altera_work    ;
;                   |asource|                                    ; 7 (0)               ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource                                                                ; TLAsyncCrossingSource                   ; altera_work    ;
;                      |AsyncQueueSink|                          ; 3 (3)               ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink                                                 ; AsyncQueueSink                          ; altera_work    ;
;                         |AsyncValidSync_1|                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1                                ; AsyncValidSync_1                        ; altera_work    ;
;                            |sink_extend|                       ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend                    ; AsyncResetSynchronizerShiftReg_w1_d1_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0             ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0       ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync_2|                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2                                ; AsyncValidSync_2                        ; altera_work    ;
;                            |sink_valid|                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid                     ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_0|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_1|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_2|sink_valid|sync_2|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync|                       ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync                                  ; AsyncValidSync                          ; altera_work    ;
;                            |source_valid|                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid                     ; AsyncResetSynchronizerShiftReg_w1_d4_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_0              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_1              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_2              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                               |sync_3|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0        ; AsyncResetReg                           ; altera_work    ;
;                         |deq_bits_reg|                         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg                                    ; SynchronizerShiftReg_w43_d1             ; altera_work    ;
;                         |ridx_bin|                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_bin                                        ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_bin|reg_0                                  ; AsyncResetReg                           ; altera_work    ;
;                         |ridx_gray|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_gray                                       ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_gray|reg_0                                 ; AsyncResetReg                           ; altera_work    ;
;                         |valid_reg|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|valid_reg                                       ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|valid_reg|reg_0                                 ; AsyncResetReg                           ; altera_work    ;
;                         |widx_gray|                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray                                       ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_0                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_0|reg_0                          ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_1                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_1|reg_0                          ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_2                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_2|reg_0                          ; AsyncResetReg                           ; altera_work    ;
;                      |AsyncQueueSource|                        ; 4 (4)               ; 55 (41)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource                                               ; AsyncQueueSource                        ; altera_work    ;
;                         |AsyncValidSync_1|                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1                              ; AsyncValidSync_1                        ; altera_work    ;
;                            |sink_extend|                       ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend                  ; AsyncResetSynchronizerShiftReg_w1_d1_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0           ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0     ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync_2|                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2                              ; AsyncValidSync_2                        ; altera_work    ;
;                            |sink_valid|                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid                   ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_0|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_1|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_2|sink_valid|sync_2|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                         |AsyncValidSync|                       ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync                                ; AsyncValidSync                          ; altera_work    ;
;                            |source_valid|                      ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid                   ; AsyncResetSynchronizerShiftReg_w1_d4_i0 ; altera_work    ;
;                               |sync_0|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_0            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_1|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_1            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_2|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_2            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                               |sync_3|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3            ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                                  |reg_0|                       ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0      ; AsyncResetReg                           ; altera_work    ;
;                         |ready_reg|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ready_reg                                     ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ready_reg|reg_0                               ; AsyncResetReg                           ; altera_work    ;
;                         |ridx_gray|                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray                                     ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                            |sync_0|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_0                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_0|reg_0                        ; AsyncResetReg                           ; altera_work    ;
;                            |sync_1|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_1                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_1|reg_0                        ; AsyncResetReg                           ; altera_work    ;
;                            |sync_2|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_2                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                               |reg_0|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_2|reg_0                        ; AsyncResetReg                           ; altera_work    ;
;                         |widx_bin|                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_bin                                      ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_bin|reg_0                                ; AsyncResetReg                           ; altera_work    ;
;                         |widx_gray|                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_gray                                     ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                            |reg_0|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_gray|reg_0                               ; AsyncResetReg                           ; altera_work    ;
;                   |dmOuter|                                    ; 17 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter                                                                ; TLDebugModuleOuter                      ; altera_work    ;
;                      |DMCONTROL|                               ; 1 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL                                                      ; AsyncResetRegVec_w32_i0                 ; altera_work    ;
;                         |reg_0|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_0                                                ; AsyncResetReg                           ; altera_work    ;
;                         |reg_16|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_16                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_17|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_17                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_18|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_18                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_19|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_19                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_1|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_1                                                ; AsyncResetReg                           ; altera_work    ;
;                         |reg_20|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_20                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_21|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_21                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_22|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_22                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_23|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_23                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_24|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_24                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_25|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_25                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_28|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_28                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_30|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_30                                               ; AsyncResetReg                           ; altera_work    ;
;                         |reg_31|                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_31                                               ; AsyncResetReg                           ; altera_work    ;
;                      |debugInterrupts|                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|debugInterrupts                                                ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|debugInterrupts|reg_0                                          ; AsyncResetReg                           ; altera_work    ;
;                   |dmi2tl|                                     ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmi2tl                                                                 ; DMIToTL                                 ; altera_work    ;
;                   |dmiXbar|                                    ; 12 (12)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar                                                                ; TLXbar_7                                ; altera_work    ;
;             |dmiResetCatch|                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch                                                                          ; ResetCatchAndSync_d3                    ; altera_work    ;
;                |AsyncResetSynchronizerShiftReg_w1_d3_i0|       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0                                  ; AsyncResetSynchronizerShiftReg_w1_d3_i0 ; altera_work    ;
;                   |sync_0|                                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0                           ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                      |reg_0|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0                     ; AsyncResetReg                           ; altera_work    ;
;                   |sync_1|                                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1                           ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                      |reg_0|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0                     ; AsyncResetReg                           ; altera_work    ;
;                   |sync_2|                                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2                           ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                      |reg_0|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0                     ; AsyncResetReg                           ; altera_work    ;
;             |dtm|                                              ; 85 (17)             ; 116 (45)                  ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm                                                                                    ; DebugTransportModuleJTAG                ; altera_work    ;
;                |JtagTapController|                             ; 20 (6)              ; 14 (5)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController                                                                  ; JtagTapController                       ; altera_work    ;
;                   |irChain|                                    ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|irChain                                                          ; CaptureUpdateChain_2                    ; altera_work    ;
;                   |stateMachine|                               ; 8 (8)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine                                                     ; JtagStateMachine                        ; altera_work    ;
;                      |currStateReg|                            ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg                                        ; AsyncResetRegVec_w4_i15                 ; altera_work    ;
;                         |reg_0|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_0                                  ; AsyncResetReg                           ; altera_work    ;
;                         |reg_1|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_1                                  ; AsyncResetReg                           ; altera_work    ;
;                         |reg_2|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_2                                  ; AsyncResetReg                           ; altera_work    ;
;                         |reg_3|                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_3                                  ; AsyncResetReg                           ; altera_work    ;
;                |dmiAccessChain|                                ; 46 (46)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|dmiAccessChain                                                                     ; CaptureUpdateChain_1                    ; altera_work    ;
;                |dtmInfoChain|                                  ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|dtm|dtmInfoChain                                                                       ; CaptureUpdateChain                      ; altera_work    ;
;             |gpio_0_1|                                         ; 63 (63)             ; 95 (65)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1                                                                               ; TLGPIO                                  ; altera_work    ;
;                |ieReg|                                         ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg                                                                         ; AsyncResetRegVec_w6_i0                  ; altera_work    ;
;                   |reg_0|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_0                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_1|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_1                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_2|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_2                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_3|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_3                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_4|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_4                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_5|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|ieReg|reg_5                                                                   ; AsyncResetReg                           ; altera_work    ;
;                |inSyncReg|                                     ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg                                                                     ; SynchronizerShiftReg_w6_d3              ; altera_work    ;
;                |intsource|                                     ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource                                                                     ; IntSyncCrossingSource_5                 ; altera_work    ;
;                   |AsyncResetRegVec_w6_i0|                     ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0                                              ; AsyncResetRegVec_w6_i0                  ; altera_work    ;
;                      |reg_0|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_0                                        ; AsyncResetReg                           ; altera_work    ;
;                      |reg_1|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_1                                        ; AsyncResetReg                           ; altera_work    ;
;                      |reg_2|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_2                                        ; AsyncResetReg                           ; altera_work    ;
;                      |reg_3|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_3                                        ; AsyncResetReg                           ; altera_work    ;
;                      |reg_4|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_4                                        ; AsyncResetReg                           ; altera_work    ;
;                      |reg_5|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|intsource|AsyncResetRegVec_w6_i0|reg_5                                        ; AsyncResetReg                           ; altera_work    ;
;                |oeReg|                                         ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg                                                                         ; AsyncResetRegVec_w6_i0                  ; altera_work    ;
;                   |reg_0|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_0                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_1|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_1                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_2|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_2                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_3|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_3                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_4|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_4                                                                   ; AsyncResetReg                           ; altera_work    ;
;                   |reg_5|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|oeReg|reg_5                                                                   ; AsyncResetReg                           ; altera_work    ;
;                |pueReg|                                        ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg                                                                        ; AsyncResetRegVec_w6_i0                  ; altera_work    ;
;                   |reg_0|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_0                                                                  ; AsyncResetReg                           ; altera_work    ;
;                   |reg_1|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_1                                                                  ; AsyncResetReg                           ; altera_work    ;
;                   |reg_2|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_2                                                                  ; AsyncResetReg                           ; altera_work    ;
;                   |reg_3|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_3                                                                  ; AsyncResetReg                           ; altera_work    ;
;                   |reg_4|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_4                                                                  ; AsyncResetReg                           ; altera_work    ;
;                   |reg_5|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|gpio_0_1|pueReg|reg_5                                                                  ; AsyncResetReg                           ; altera_work    ;
;             |intsource_1|                                      ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource_1                                                                            ; IntSyncCrossingSource_3                 ; altera_work    ;
;                |AsyncResetRegVec_w1_i0|                        ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource_1|AsyncResetRegVec_w1_i0                                                     ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                   |reg_0|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource_1|AsyncResetRegVec_w1_i0|reg_0                                               ; AsyncResetReg                           ; altera_work    ;
;             |intsource|                                        ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource                                                                              ; IntSyncCrossingSource_2                 ; altera_work    ;
;                |AsyncResetRegVec_w2_i0|                        ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0                                                       ; AsyncResetRegVec_w2_i0                  ; altera_work    ;
;                   |reg_0|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0|reg_0                                                 ; AsyncResetReg                           ; altera_work    ;
;                   |reg_1|                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|intsource|AsyncResetRegVec_w2_i0|reg_1                                                 ; AsyncResetReg                           ; altera_work    ;
;             |maskROM|                                          ; 34 (34)             ; 41 (41)                   ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM                                                                                ; TLMaskROM                               ; altera_work    ;
;                |rom|                                           ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM|rom                                                                            ; BootROM                                 ; altera_work    ;
;                   |r|                                          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM|rom|r                                                                          ; rom                                     ; rom            ;
;                      |rom_1port_0|                             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0                                                              ; rom_rom_1port_2010_eadblwq              ; rom_1port_2010 ;
;                         |altera_syncram_component|             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component                                     ; altera_syncram                          ; rom_1port_2010 ;
;                            |auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component|auto_generated                      ; altera_syncram_ant1                     ; rom_1port_2010 ;
;                               |altera_syncram_impl1|           ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component|auto_generated|altera_syncram_impl1 ; altera_syncram_impl_2hg4                ; altera_work    ;
;             |pbus|                                             ; 550 (0)             ; 450 (0)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus                                                                                   ; PeripheryBus_1                          ; altera_work    ;
;                |atomics|                                       ; 205 (205)           ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|atomics                                                                           ; TLAtomicAutomata_1                      ; altera_work    ;
;                |buffer_1|                                      ; 77 (0)              ; 147 (0)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer_1                                                                          ; TLBuffer_11                             ; altera_work    ;
;                   |Queue_1|                                    ; 10 (10)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1                                                                  ; Queue_1                                 ; altera_work    ;
;                   |Queue|                                      ; 67 (67)             ; 92 (92)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue                                                                    ; Queue_6                                 ; altera_work    ;
;                      |_T_35_data_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0                                                   ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0|auto_generated                                    ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_9sa4                ; altera_work    ;
;                |buffer|                                        ; 76 (0)              ; 144 (0)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer                                                                            ; TLBuffer_10                             ; altera_work    ;
;                   |Queue_1|                                    ; 34 (34)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1                                                                    ; Queue_1                                 ; altera_work    ;
;                   |Queue|                                      ; 42 (42)             ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|buffer|Queue                                                                      ; Queue_6                                 ; altera_work    ;
;                |coupler_to_device_named_gpio_0|                ; 44 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0                                                    ; SimpleLazyModule_13                     ; altera_work    ;
;                   |fragmenter|                                 ; 44 (38)             ; 28 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter                                         ; TLFragmenter_5                          ; altera_work    ;
;                      |Repeater|                                ; 6 (6)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater                                ; Repeater_4                              ; altera_work    ;
;                |coupler_to_slave_named_uart_0|                 ; 42 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0                                                     ; SimpleLazyModule_12                     ; altera_work    ;
;                   |fragmenter|                                 ; 42 (35)             ; 29 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter                                          ; TLFragmenter_4                          ; altera_work    ;
;                      |Repeater|                                ; 7 (7)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater                                 ; Repeater_4                              ; altera_work    ;
;                |out_xbar|                                      ; 106 (106)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|pbus|out_xbar                                                                          ; TLXbar_4                                ; altera_work    ;
;             |plic|                                             ; 108 (64)            ; 96 (44)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic                                                                                   ; TLPLIC                                  ; altera_work    ;
;                |LevelGateway_1|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway_1                                                                    ; LevelGateway                            ; altera_work    ;
;                |LevelGateway_2|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway_2                                                                    ; LevelGateway                            ; altera_work    ;
;                |LevelGateway_3|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway_3                                                                    ; LevelGateway                            ; altera_work    ;
;                |LevelGateway_4|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway_4                                                                    ; LevelGateway                            ; altera_work    ;
;                |LevelGateway_5|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway_5                                                                    ; LevelGateway                            ; altera_work    ;
;                |LevelGateway_6|                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway_6                                                                    ; LevelGateway                            ; altera_work    ;
;                |LevelGateway|                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|LevelGateway                                                                      ; LevelGateway                            ; altera_work    ;
;                |PLICFanIn|                                     ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|PLICFanIn                                                                         ; PLICFanIn                               ; altera_work    ;
;                |Queue|                                         ; 1 (1)               ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|plic|Queue                                                                             ; Queue_10                                ; altera_work    ;
;             |sbus|                                             ; 1201 (0)            ; 487 (0)                   ; 192               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus                                                                                   ; SystemBus                               ; altera_work    ;
;                |control_bus|                                   ; 1062 (0)            ; 423 (0)                   ; 192               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus                                                                       ; PeripheryBus                            ; altera_work    ;
;                   |atomics|                                    ; 283 (283)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|atomics                                                               ; TLAtomicAutomata                        ; altera_work    ;
;                   |buffer|                                     ; 142 (0)             ; 149 (0)                   ; 192               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer                                                                ; TLBuffer                                ; altera_work    ;
;                      |Queue_1|                                 ; 45 (45)             ; 48 (48)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1                                                        ; Queue_1                                 ; altera_work    ;
;                         |_T_35_data_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0                                       ; altera_syncram                          ; rom_1port_2010 ;
;                            |auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0|auto_generated                        ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                               |altera_syncram_impl1|           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1   ; altera_syncram_impl_9sa4                ; altera_work    ;
;                      |Queue|                                   ; 97 (97)             ; 101 (101)                 ; 128               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue                                                          ; Queue                                   ; altera_work    ;
;                         |_T_35_address_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0                                      ; altera_syncram                          ; rom_1port_2010 ;
;                            |auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0|auto_generated                       ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                               |altera_syncram_impl1|           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1  ; altera_syncram_impl_9sa4                ; altera_work    ;
;                         |_T_35_data_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0                                         ; altera_syncram                          ; rom_1port_2010 ;
;                            |auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0|auto_generated                          ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                               |altera_syncram_impl1|           ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1     ; altera_syncram_impl_9sa4                ; altera_work    ;
;                   |coupler_to_slave_named_MaskROM|             ; 42 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM                                        ; SimpleLazyModule_6                      ; altera_work    ;
;                      |fragmenter|                              ; 42 (30)             ; 27 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter                             ; TLFragmenter_3                          ; altera_work    ;
;                         |Repeater|                             ; 12 (12)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|Repeater                    ; Repeater_3                              ; altera_work    ;
;                   |coupler_to_slave_named_clint|               ; 66 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint                                          ; SimpleLazyModule_3                      ; altera_work    ;
;                      |fragmenter|                              ; 66 (46)             ; 33 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter                               ; TLFragmenter_1                          ; altera_work    ;
;                         |Repeater|                             ; 20 (20)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|Repeater                      ; Repeater_1                              ; altera_work    ;
;                   |coupler_to_slave_named_debug|               ; 66 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug                                          ; SimpleLazyModule_4                      ; altera_work    ;
;                      |fragmenter|                              ; 66 (51)             ; 29 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter                               ; TLFragmenter_2                          ; altera_work    ;
;                         |Repeater|                             ; 15 (15)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater                      ; Repeater_2                              ; altera_work    ;
;                   |coupler_to_slave_named_plic|                ; 64 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic                                           ; SimpleLazyModule_2                      ; altera_work    ;
;                      |fragmenter|                              ; 64 (39)             ; 43 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter                                ; TLFragmenter                            ; altera_work    ;
;                         |Repeater|                             ; 25 (25)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|Repeater                       ; Repeater                                ; altera_work    ;
;                   |out_xbar|                                   ; 399 (399)           ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar                                                              ; TLXbar_2                                ; altera_work    ;
;                |system_bus_xbar|                               ; 66 (66)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|system_bus_xbar                                                                   ; TLXbar                                  ; altera_work    ;
;                |wrapped_error_device|                          ; 73 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device                                                              ; SimpleLazyModule_8                      ; altera_work    ;
;                   |buffer|                                     ; 23 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer                                                       ; TLBuffer_8                              ; altera_work    ;
;                      |Queue_1|                                 ; 10 (10)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1                                               ; Queue_1                                 ; altera_work    ;
;                      |Queue|                                   ; 13 (13)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue                                                 ; Queue_4                                 ; altera_work    ;
;                   |error|                                      ; 50 (48)             ; 25 (17)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error                                                        ; TLError                                 ; altera_work    ;
;                      |a|                                       ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|a                                                      ; Queue_2                                 ; altera_work    ;
;             |tile|                                             ; 6703 (0)            ; 3755 (0)                  ; 165568            ; 3          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile                                                                                   ; RocketTile                              ; altera_work    ;
;                |buffer_1|                                      ; 59 (0)              ; 114 (0)                   ; 192               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1                                                                          ; TLBuffer_15                             ; altera_work    ;
;                   |Queue_1|                                    ; 9 (9)               ; 48 (48)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1                                                                  ; Queue_1                                 ; altera_work    ;
;                      |_T_35_data_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0                                                 ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0|auto_generated                                  ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1             ; altera_syncram_impl_9sa4                ; altera_work    ;
;                   |Queue|                                      ; 50 (50)             ; 66 (66)                   ; 128               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue                                                                    ; Queue                                   ; altera_work    ;
;                      |_T_35_address_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0                                                ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0|auto_generated                                 ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1            ; altera_syncram_impl_9sa4                ; altera_work    ;
;                      |_T_35_data_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0                                                   ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0|auto_generated                                    ; altera_syncram_dsm1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_eld4                ; altera_work    ;
;                |buffer|                                        ; 133 (0)             ; 151 (0)                   ; 192               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer                                                                            ; TLBuffer_14                             ; altera_work    ;
;                   |Queue_1|                                    ; 43 (43)             ; 50 (50)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1                                                                    ; Queue_1                                 ; altera_work    ;
;                      |_T_35_data_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0                                                   ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0|auto_generated                                    ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_9sa4                ; altera_work    ;
;                   |Queue|                                      ; 90 (90)             ; 101 (101)                 ; 128               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue                                                                      ; Queue                                   ; altera_work    ;
;                      |_T_35_address_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0                                                  ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0|auto_generated                                   ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1              ; altera_syncram_impl_9sa4                ; altera_work    ;
;                      |_T_35_data_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                                                     ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0|auto_generated                                      ; altera_syncram_pff1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1                 ; altera_syncram_impl_9sa4                ; altera_work    ;
;                |core|                                          ; 3903 (1521)         ; 2306 (1430)               ; 0                 ; 3          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core                                                                              ; Rocket                                  ; altera_work    ;
;                   |alu|                                        ; 282 (282)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core|alu                                                                          ; ALU                                     ; altera_work    ;
;                   |bpu|                                        ; 222 (222)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core|bpu                                                                          ; BreakpointUnit                          ; altera_work    ;
;                   |csr|                                        ; 1196 (1196)         ; 706 (706)                 ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core|csr                                                                          ; CSRFile                                 ; altera_work    ;
;                   |div|                                        ; 295 (295)           ; 120 (120)                 ; 0                 ; 3          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core|div                                                                          ; MulDiv                                  ; altera_work    ;
;                   |ibuf|                                       ; 387 (123)           ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core|ibuf                                                                         ; IBuf                                    ; altera_work    ;
;                      |RVCExpander|                             ; 264 (264)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander                                                             ; RVCExpander                             ; altera_work    ;
;                |dcacheArb|                                     ; 88 (88)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcacheArb                                                                         ; HellaCacheArbiter                       ; altera_work    ;
;                |dcache|                                        ; 1015 (236)          ; 408 (268)                 ; 131072            ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache                                                                            ; DCache                                  ; altera_work    ;
;                   |amoalu|                                     ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|amoalu                                                                     ; AMOALU                                  ; altera_work    ;
;                   |dataArb|                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|dataArb                                                                    ; Arbiter_1                               ; altera_work    ;
;                   |data|                                       ; 45 (33)             ; 140 (132)                 ; 131072            ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data                                                                       ; DCacheDataArray                         ; altera_work    ;
;                      |data_arrays_0_0_rtl_0|                   ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0                                                 ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated                                  ; altera_syncram_c9h1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 3 (1)               ; 2 (2)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1             ; altera_syncram_impl_slc4                ; altera_work    ;
;                               |decode3|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1|decode3     ; decode_rdd                              ; altera_work    ;
;                      |data_arrays_0_1_rtl_0|                   ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0                                                 ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated                                  ; altera_syncram_c9h1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 3 (1)               ; 2 (2)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated|altera_syncram_impl1             ; altera_syncram_impl_slc4                ; altera_work    ;
;                               |decode3|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated|altera_syncram_impl1|decode3     ; decode_rdd                              ; altera_work    ;
;                      |data_arrays_0_2_rtl_0|                   ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0                                                 ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated                                  ; altera_syncram_c9h1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 3 (1)               ; 2 (2)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated|altera_syncram_impl1             ; altera_syncram_impl_slc4                ; altera_work    ;
;                               |decode3|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated|altera_syncram_impl1|decode3     ; decode_rdd                              ; altera_work    ;
;                      |data_arrays_0_3_rtl_0|                   ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0                                                 ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 3 (0)               ; 2 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated                                  ; altera_syncram_c9h1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 3 (1)               ; 2 (2)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1             ; altera_syncram_impl_slc4                ; altera_work    ;
;                               |decode3|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|decode3     ; decode_rdd                              ; altera_work    ;
;                   |tlb|                                        ; 651 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|tlb                                                                        ; TLB                                     ; altera_work    ;
;                      |pmp|                                     ; 627 (627)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dcache|tlb|pmp                                                                    ; PMPChecker                              ; altera_work    ;
;                |dtim_adapter|                                  ; 52 (52)             ; 87 (87)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|dtim_adapter                                                                      ; ScratchpadSlavePort                     ; altera_work    ;
;                |fragmenter_1|                                  ; 79 (38)             ; 54 (11)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|fragmenter_1                                                                      ; TLFragmenter_7                          ; altera_work    ;
;                   |Repeater|                                   ; 41 (41)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|fragmenter_1|Repeater                                                             ; Repeater_6                              ; altera_work    ;
;                |frontend|                                      ; 1273 (148)          ; 621 (70)                  ; 34112             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend                                                                          ; Frontend                                ; altera_work    ;
;                   |fq|                                         ; 340 (340)           ; 330 (330)                 ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|fq                                                                       ; ShiftQueue                              ; altera_work    ;
;                   |icache|                                     ; 197 (197)           ; 221 (221)                 ; 34112             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache                                                                   ; ICache                                  ; altera_work    ;
;                      |data_arrays_0_0_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0                                             ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0|auto_generated                              ; altera_syncram_abh1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1         ; altera_syncram_impl_qnc4                ; altera_work    ;
;                      |tag_array_0_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0                                                 ; altera_syncram                          ; rom_1port_2010 ;
;                         |auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0|auto_generated                                  ; altera_syncram_m2h1                     ; rom_1port_2010 ;
;                            |altera_syncram_impl1|              ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0|auto_generated|altera_syncram_impl1             ; altera_syncram_impl_6fc4                ; altera_work    ;
;                   |tlb|                                        ; 588 (11)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|tlb                                                                      ; TLB_1                                   ; altera_work    ;
;                      |pmp|                                     ; 577 (577)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|frontend|tlb|pmp                                                                  ; PMPChecker                              ; altera_work    ;
;                |intsink|                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|intsink                                                                           ; IntSyncCrossingSink                     ; altera_work    ;
;                   |SynchronizerShiftReg_w1_d3|                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|intsink|SynchronizerShiftReg_w1_d3                                                ; SynchronizerShiftReg_w1_d3              ; altera_work    ;
;                |tlMasterXbar|                                  ; 101 (101)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|tile|tlMasterXbar                                                                      ; TLXbar_8                                ; altera_work    ;
;             |uart_0_1|                                         ; 171 (34)            ; 140 (29)                  ; 128               ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1                                                                               ; TLUART                                  ; altera_work    ;
;                |intsource|                                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|intsource                                                                     ; IntSyncCrossingSource_3                 ; altera_work    ;
;                   |AsyncResetRegVec_w1_i0|                     ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|intsource|AsyncResetRegVec_w1_i0                                              ; AsyncResetRegVec_w1_i0                  ; altera_work    ;
;                      |reg_0|                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|intsource|AsyncResetRegVec_w1_i0|reg_0                                        ; AsyncResetReg                           ; altera_work    ;
;                |rxm|                                           ; 48 (48)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|rxm                                                                           ; UARTRx                                  ; altera_work    ;
;                |rxq|                                           ; 16 (16)             ; 22 (22)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|rxq                                                                           ; Queue_15                                ; altera_work    ;
;                   |_T_35_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                                                               ; altera_syncram                          ; rom_1port_2010 ;
;                      |auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0|auto_generated                                                ; altera_syncram_fdf1                     ; rom_1port_2010 ;
;                         |altera_syncram_impl1|                 ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0|auto_generated|altera_syncram_impl1                           ; altera_syncram_impl_vpa4                ; altera_work    ;
;                |txm|                                           ; 56 (56)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|txm                                                                           ; UARTTx                                  ; altera_work    ;
;                |txq|                                           ; 17 (17)             ; 22 (22)                   ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|txq                                                                           ; Queue_15                                ; altera_work    ;
;                   |_T_35_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                                                               ; altera_syncram                          ; rom_1port_2010 ;
;                      |auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0|auto_generated                                                ; altera_syncram_fdf1                     ; rom_1port_2010 ;
;                         |altera_syncram_impl1|                 ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0 (0)  ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0|auto_generated|altera_syncram_impl1                           ; altera_syncram_impl_vpa4                ; altera_work    ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_258_0_state                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; _T_258_0_state.01 ; _T_258_0_state.11 ; _T_258_0_state.10 ; _T_258_0_state.00 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; _T_258_0_state.00 ; 0                 ; 0                 ; 0                 ; 0                 ;
; _T_258_0_state.10 ; 0                 ; 0                 ; 1                 ; 1                 ;
; _T_258_0_state.11 ; 0                 ; 1                 ; 0                 ; 1                 ;
; _T_258_0_state.01 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - uFPGACHIP|Platform|sys|pbus|atomics|_T_258_0_state                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; _T_258_0_state.01 ; _T_258_0_state.11 ; _T_258_0_state.10 ; _T_258_0_state.00 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; _T_258_0_state.00 ; 0                 ; 0                 ; 0                 ; 0                 ;
; _T_258_0_state.10 ; 0                 ; 0                 ; 1                 ; 1                 ;
; _T_258_0_state.11 ; 0                 ; 1                 ; 0                 ; 1                 ;
; _T_258_0_state.01 ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - uFPGACHIP|Platform|sys|tile|dcache|release_state                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; release_state.111 ; release_state.110 ; release_state.010 ; release_state.001 ; release_state.000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; release_state.000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; release_state.001 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; release_state.010 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; release_state.110 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; release_state.111 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------+
; State Machine - uFPGACHIP|Platform|sys|tile|dtim_adapter|state        ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - uFPGACHIP|Platform|sys|tile|core|div|state                                    ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.001 ; state.111 ; state.110 ; state.011 ; state.010 ; state.101 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.101 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.110 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.111 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; state.001 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg             ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; ctrlStateReg.11 ; ctrlStateReg.10 ; ctrlStateReg.01 ; ctrlStateReg.00 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; ctrlStateReg.00 ; 0               ; 0               ; 0               ; 0               ;
; ctrlStateReg.01 ; 0               ; 0               ; 1               ; 1               ;
; ctrlStateReg.10 ; 0               ; 1               ; 0               ; 1               ;
; ctrlStateReg.11 ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - Summary                                                                                                    ;
+----------------------------------------------------------------+------------------+------------+----------------+----------+
; Name                                                           ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+----------------------------------------------------------------+------------------+------------+----------------+----------+
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_258_0_state ; 4                ; No         ; One-Hot        ; Safe     ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_258_0_state             ; 4                ; No         ; One-Hot        ; Safe     ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state               ; 5                ; No         ; One-Hot        ; Safe     ;
; uFPGACHIP|Platform|sys|tile|dtim_adapter|state                 ; 5                ; No         ; One-Hot        ; Safe     ;
; uFPGACHIP|Platform|sys|tile|core|div|state                     ; 7                ; No         ; One-Hot        ; Not Safe ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg    ; 4                ; No         ; One-Hot        ; Safe     ;
+----------------------------------------------------------------+------------------+------------+----------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+
; errorSignal                                                                                                          ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|Repeater|saved_param[0..2]            ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|Repeater|saved_address[0,1,26,27]     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|Repeater|saved_mask[0..3]             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|Repeater|saved_corrupt                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|Repeater|saved_param[0..2]           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|Repeater|saved_address[0,1,16..25]   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|Repeater|saved_mask[0..3]            ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|Repeater|saved_corrupt               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|saved_param[0..2]           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|saved_address[0,1]          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|saved_mask[0..3]            ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|saved_corrupt               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|Repeater|saved_opcode[0..2]        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|Repeater|saved_param[0..2]         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|Repeater|saved_address[0,1,13..16] ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|Repeater|saved_mask[0..3]          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|Repeater|saved_corrupt             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_9                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_9                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_10                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_10                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_13                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_13                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_param_0_0                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_param_1_0                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_param_0_1                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_param_1_1                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_param_0_2                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_param_1_2                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_11                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_11                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_12                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_12                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_8                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_8                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_7                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_7                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_6                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_6                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_5                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_5                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_4                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_4                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_3                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_3                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_2                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_2                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_1                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_1                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_0_0                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_address_1_0                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_1_3                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_0_3                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_1_2                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_0_2                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_1_1                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_0_1                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_0_0                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_mask_1_0                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_param_1_1                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_param_1_0                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_param_0_1                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_param_0_0                                                           ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_opcode_1_2                                                          ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_opcode_1_1                                                          ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_opcode_0_2                                                          ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_opcode_0_1                                                          ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_param[0..2]                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_address[0,1,12..30]              ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_mask[0..3]                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_corrupt                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_param[2]                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_1_2                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_0_2                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_param[1]                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_1_1                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_0_1                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_param[0]                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_1_0                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_0_0                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_address[0,1,12..30]             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_mask[0..3]                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_corrupt                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][31]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][30]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][29]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][28]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][27]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][26]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][25]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][24]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][23]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][22]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][21]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][20]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][19]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][18]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][17]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][16]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][15]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][14]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][13]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][12]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][11]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][10]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][9]                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_data[0][8]                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[1]                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[0,1]                                   ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0|q~reg0                    ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_0[2,3,6,15..19,25,26,30,31]                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_0[0,1]                                           ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_1[7..19,21..31]                                  ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_1[4]                                             ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_1[2,3]                                           ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_1[0,1]                                           ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0|q~reg0                    ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_opcode[1,2]                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncResetRegVec_w1_i0|reg_0|q~reg0                            ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|s1_flush_valid                                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|cached_grant_wait                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|s2_flush_valid_pre_tag_ecc                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|_T_2482_pf_ld                                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|_T_2482_pf_st                                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|pstore2_addr[1]                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|pstore1_addr[1]                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|pstore2_addr[0]                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|pstore1_addr[0]                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[0]                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|fragmenter_1|Repeater|saved_mask[0..3]                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_param_1_0                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_param_0_0                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_1_0                                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_0_0                                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_1_0                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_0_0                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_1_0                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_0_0                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_1_0                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_0_0                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_param_1_1                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_param_0_1                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_1_1                                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_0_1                                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_1_1                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_0_1                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_1_1                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_0_1                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_1_1                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_0_1                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_opcode_1_1                                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_opcode_0_1                                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_1_1                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_0_1                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_opcode_1_2                                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_opcode_0_2                                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_1_2                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_0_2                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_opcode_1_2                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_opcode_1_1                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_opcode_0_2                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_opcode_0_1                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_inst[16..19]                                                                 ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[0,1]                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_pc[0]                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_sfence                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_mem_cmd[4]                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[4..30]                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[2..15]                                                              ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|imem_might_request_reg                                                              ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_spp                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_misa[31]                                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_misa[30]                                                                    ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_misa[9..11,13..29]                                                          ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_misa[8]                                                                     ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_misa[1,3..7]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_2[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_0|q~reg0                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_1|q~reg0                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_2|q~reg0                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_3|q~reg0                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_4|q~reg0                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|gpio_0_1|iofEnReg|reg_5|q~reg0                                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|JtagTapController|tdoeReg                                                                 ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|JtagTapController|tdoReg                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|s1_req_tag[1]                                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_1[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_0[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|gpio_0_1|valueReg[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_corrupt[0,1]                                              ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_sink[0,1]                                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_269_0_bits_corrupt                                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_276_0_denied                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|_T_248                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|_T_362                                ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|_T_248                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|_T_362                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|_T_248                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|_T_362                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|_T_248                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|_T_362                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_param[0][1]                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_param[0][0]                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_param[0][2]                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue|_T_35_corrupt[0,1]                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_sink[0,1]                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_denied[0,1]                                    ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_corrupt[0,1]                                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_sink[0,1]                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_bits_address[12,14..30]                                                 ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_bits_corrupt                                                            ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_corrupt[0,1]                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_sink[0,1]                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|_T_248                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|_T_362                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|_T_248                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|_T_362                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|plic|Queue|_T_35_extra[0][6]                                                                  ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[34..42]                            ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[0,37,38,46..51]                    ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_opcode[0]                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_size[0,1]                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_source                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dtim_adapter|acq_source[4]                                                               ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|fragmenter_1|_T_226                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|fragmenter_1|_T_341                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_corrupt[0,1]                                                          ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_sink[0,1]                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_denied[0,1]                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_corrupt[0,1]                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_sink[0,1]                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_raw_inst[0..15]                                                              ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[0..15]                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_dpc[0]                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mepc[0]                                                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|maskROM|d_source[4]                                                                           ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_1                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_2                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_3                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_4                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_5                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_6                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_7                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_8                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_9                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_10                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_11                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_12                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_13                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_14                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_15                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_0                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_1                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_2                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_3                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_4                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_5                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_6                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_7                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_8                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_9                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_10                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_11                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_12                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_13                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_14                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_15                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_16                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_17                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_18                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_19                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_20                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_21                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_22                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_23                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_24                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_25                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_26                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_27                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_28                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_29                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_30                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_31                                                                       ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_0                                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|dtm|JtagBypassChain|reg$                                                                      ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_269_0_lut[0]                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_denied[0,1]                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_corrupt[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_lut[0]                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[20..30]                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_2|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_3|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_4|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_5|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_6|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_7|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_8|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_9|q                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_10|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_11|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_12|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_13|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_14|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_15|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_26|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_27|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_29|q                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[0,33]                              ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[53]                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_denied[0,1]                                                       ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_corrupt[0,1]                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_ctrl_fp                                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_ctrl_rocc                                                                       ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_ctrl_rocc_explicit                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_ctrl_mul                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|wb_ctrl_rocc                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|wb_ctrl_rocc_explicit                                                               ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[4..30]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[16..31]                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__xcpt_pf_inst                                                              ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mie[0..2,4..6,8..10,12..31]                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_denied                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_corrupt                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[4..30]                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_denied[0,1]                                                       ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_corrupt[0,1]                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_denied[0,1]                                             ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_corrupt[0,1]                                            ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_276_0_corrupt                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_size[0][1]                                        ; Merged with uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_size[0][2]         ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_size[0][0]                                        ; Merged with uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_size[0][2]         ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_source[0]                                         ; Merged with uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_size[0][2]         ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_fifoId                                                                  ; Merged with uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_bits_address[13]                         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ABSTRACTAUTOReg_autoexecdata[1..10]                                   ; Merged with uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ABSTRACTAUTOReg_autoexecdata[11]       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_0[4,27,28]                                       ; Merged with uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_0[29]             ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_1[5,6]                                           ; Merged with uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_1[20]             ;
; uFPGACHIP|Platform|sys|tile|dcache|s2_hit_state_state[0]                                                             ; Merged with uFPGACHIP|Platform|sys|tile|dcache|s2_hit_state_state[1]                              ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[10]                                        ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[10]         ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[10]                                        ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[10]         ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[10]                                        ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[10]         ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[9]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[9]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[9]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[9]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[9]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[9]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[8]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[8]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[8]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[8]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[8]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[8]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[7]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[7]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[7]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[7]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[7]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[7]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[6]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[6]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[6]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[6]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[6]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[6]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[5]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[5]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[5]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[5]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[5]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[5]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[4]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[4]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[4]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[4]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[4]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[4]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[3]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[3]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[3]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[3]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[3]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[3]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[2]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[2]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[2]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[2]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[2]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[2]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[1]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[1]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[1]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[1]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[1]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[1]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[0]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[0]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[0]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[0]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[0]                                         ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[0]          ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2__T_60_addr_pipe_0[11]                                        ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[11]         ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3__T_60_addr_pipe_0[11]                                        ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[11]         ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[11]                                        ; Merged with uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[11]         ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_prv[0]                                                                 ; Merged with uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_prv[1]                                  ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[8,12,15..29]                                                         ; Merged with uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[30]                                   ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[4..7,9..11,13]                                                       ; Merged with uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[14]                                   ;
; uFPGACHIP|Platform|sys|gpio_0_1|lowIpReg[0..2]                                                                       ; Merged with uFPGACHIP|Platform|sys|gpio_0_1|lowIpReg[3]                                           ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[14]                                                                  ; Merged with uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[30]                                   ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_1_2                                              ; Merged with uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_1_1               ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_0_2                                              ; Merged with uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_0_1               ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[34..36]                            ; Merged with uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[33] ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_1_2                                                        ; Merged with uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_1_1                         ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_0_2                                                        ; Merged with uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_0_1                         ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_mask[1..3]                                     ; Merged with uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_mask[0]         ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mpp[1]                                                              ; Merged with uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mpp[0]                               ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_1_1                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_0_1                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_1_1                                              ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_0_1                                              ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_size[0][2]                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_37                                                   ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|_T_378_0                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_lut[1]                                                                  ; Merged with uFPGACHIP|Platform|sys|pbus|atomics|_T_269_0_bits_param[1]                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_269_0_lut[1]                                                      ; Merged with uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_269_0_bits_param[1]                ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_corrupt[0]                                     ; Merged with uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_0_0      ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_corrupt[1]                                     ; Merged with uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_1_0      ;
; uFPGACHIP|Platform|sys|dtm|stickyNonzeroRespReg                                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|dtm|downgradeOpReg                                                                            ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_980                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_1076_0                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_1076_1                                                             ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[0]                                      ; Merged with uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_mask[0]         ;
; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[0]                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[30]                                                                  ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mtvec[1]                                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_prv[1]                                                                 ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mpp[0]                                                              ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|blockProbeAfterGrantCount[2]                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|Repeater|saved_opcode[2]                       ; Stuck at VCC due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|blockProbeAfterGrantCount[0,1]                                                    ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ABSTRACTAUTOReg_autoexecdata[11]                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|resetting                                                                         ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|flushCounter[0..7]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_reg_sfence                                                                      ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_4_pc[0]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_3_pc[0]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_2_pc[0]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[0]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[0]                                                                ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[0]                                                                     ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_pc[0]                                                                        ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|core|mem_reg_pc[0]                                                                       ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_258_0_state~0                                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_258_0_state~1                                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_258_0_state~0                                                                 ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|pbus|atomics|_T_258_0_state~1                                                                 ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state~0                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state~1                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state~2                                                                   ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dtim_adapter|state~0                                                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dtim_adapter|state~1                                                                     ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|div|state~0                                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|div|state~1                                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|div|state~2                                                                         ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg~0                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg~1                                                        ; Lost fanout                                                                                       ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state.010                                                                 ; Merged with uFPGACHIP|Platform|sys|tile|dcache|release_state.001                                  ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state.111                                                                 ; Merged with uFPGACHIP|Platform|sys|tile|dcache|release_state.110                                  ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state.001                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state.110                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|s1_release_data_valid                                                             ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|s2_release_data_valid                                                             ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state.000                                                                 ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg.11                                                       ; Stuck at GND due to stuck port data_in                                                            ;
; uFPGACHIP|Platform|sys|tile|dcache|_T_595[12,13]                                                                     ; Lost fanout                                                                                       ;
; Total Number of Removed Registers = 899                                                                              ;                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; uFPGACHIP|Platform|sys|tile|dcache|cached_grant_wait                                                  ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_mem_cmd[4],                                  ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[31],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[30],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[29],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[28],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[27],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[26],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[25],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[24],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[23],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[22],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[21],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[20],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[19],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[18],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[17],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[16],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__xcpt_pf_inst,                              ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_4_pc[0],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_3_pc[0],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_2_pc[0],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[0],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[0],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[0],                                     ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|ex_reg_pc[0],                                        ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|mem_reg_pc[0]                                        ;
; uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_opcode_1_2                                           ; Stuck at GND              ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[30],                                ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[29],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[28],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[27],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[26],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[25],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[24],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[23],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[22],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[21],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_data[20],                                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_denied,                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|atomics|_T_276_0_corrupt,                                 ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_denied[0],                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_denied[1],                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_corrupt[0],                        ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_corrupt[1],                        ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_1_1,                        ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_opcode_0_1                         ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_param_1_0                                            ; Lost Fanouts              ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_1_0,               ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_0_0,               ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_1_0,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_0_0,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_1_0,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_0_0,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_1_0,      ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_0_0,      ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_param[0][1],       ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_35_param[0][0]        ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_param_1_1                                            ; Lost Fanouts              ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_1_1,               ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_param_0_1,               ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_1_1,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_param_0_1,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_1_1,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_param_0_1,                         ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_1_1,      ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_param_0_1       ;
; uFPGACHIP|Platform|sys|tile|dcache|release_state.001                                                  ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|dcache|s1_release_data_valid,                             ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|dcache|s2_release_data_valid,                             ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|dcache|release_state.000                                  ;
; uFPGACHIP|Platform|sys|dtm|JtagTapController|tdoReg                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_0,                                       ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|dtm|idcodeChain|regs_0,                                        ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|dtm|JtagBypassChain|reg$                                       ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_2[0]                                                   ; Stuck at GND              ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_1[0],                                  ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_0[0],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|gpio_0_1|valueReg[0]                                           ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_2[1]                                                   ; Stuck at GND              ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_1[1],                                  ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_0[1],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|gpio_0_1|valueReg[1]                                           ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_2[2]                                                   ; Stuck at GND              ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_1[2],                                  ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_0[2],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|gpio_0_1|valueReg[2]                                           ;
; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_2[3]                                                   ; Stuck at GND              ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_1[3],                                  ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|gpio_0_1|inSyncReg|sync_0[3],                                  ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|gpio_0_1|valueReg[3]                                           ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[30]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[30],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[30],                                    ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[30]                                   ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_corrupt           ; Lost Fanouts              ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_corrupt[0],                            ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_corrupt[1]                             ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[14]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[14],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[14]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[13]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[13],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[13]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[12]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[12],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[12]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[11]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[11],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[11]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[10]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[10],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[10]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[9]                                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[9],                                    ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[9]                                      ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[8]                                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[8],                                    ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[8]                                      ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[7]                                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[7],                                    ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[7]                                      ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[6]                                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[6],                                    ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[6]                                      ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[4]                                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[4],                                    ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[4]                                      ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[5]                                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[5],                                    ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[5]                                      ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_param[0]          ; Lost Fanouts              ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_1_0,                             ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_0_0                              ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_param[1]          ; Lost Fanouts              ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_1_1,                             ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_0_1                              ;
; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|Repeater|saved_param[2]          ; Lost Fanouts              ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_1_2,                             ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_param_0_2                              ;
; uFPGACHIP|Platform|sys|tile|dtim_adapter|acq_source[4]                                                ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|fragmenter_1|_T_226,                                      ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|tile|fragmenter_1|_T_341                                       ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_2|q                                      ; Stuck at GND              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_1076_0,                             ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_1076_1                              ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[33]                 ; Stuck at GND              ; uFPGACHIP|Platform|sys|dtm|stickyNonzeroRespReg,                                      ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|dtm|downgradeOpReg                                             ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_denied[0]                                          ; Stuck at GND              ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_denied[0],               ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_denied[1]                ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_corrupt[0]                                         ; Stuck at GND              ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_corrupt[0],              ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_corrupt[1]               ;
; uFPGACHIP|Platform|sys|tile|dcache|resetting                                                          ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|dcache|flushCounter[0],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|dcache|flushCounter[7]                                    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|Repeater|saved_corrupt ; Lost Fanouts              ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_corrupt[0],                ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_corrupt[1]                 ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[16]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[16],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[16]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[26]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[26],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[26]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[27]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[27],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[27]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[28]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[28],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[28]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[29]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[29],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[29]                                     ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_opcode_1_1                                         ; Stuck at GND              ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_1_1,              ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_opcode_0_1               ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_opcode_1_2                                           ; Lost Fanouts              ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_1_2,     ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_0_2      ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_opcode_1_1                                           ; Lost Fanouts              ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_1_1,     ;
;                                                                                                       ;                           ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|buffer|Queue_1|_T_35_opcode_0_1      ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[25]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[25],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[25]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[15]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[15],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[15]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[24]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[24],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[24]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[23]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[23],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[23]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[22]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[22],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[22]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[21]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[21],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[21]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[20]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[20],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[20]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[19]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[19],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[19]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[18]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[18],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[18]                                     ;
; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[17]                                                     ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_cause[17],                                   ;
;                                                                                                       ; due to stuck port data_in ; uFPGACHIP|Platform|sys|tile|core|wb_reg_cause[17]                                     ;
; uFPGACHIP|Platform|sys|tile|dcache|blockProbeAfterGrantCount[2]                                       ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|dcache|blockProbeAfterGrantCount[0]                       ;
;                                                                                                       ; due to stuck port data_in ;                                                                                       ;
; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|Queue|_T_37                                    ; Stuck at GND              ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|_T_378_0                       ;
;                                                                                                       ; due to stuck port data_in ;                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|mem_ctrl_rocc_explicit                                               ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|wb_ctrl_rocc_explicit                                ;
;                                                                                                       ; due to stuck port data_in ;                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|mem_ctrl_rocc                                                        ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|core|wb_ctrl_rocc                                         ;
;                                                                                                       ; due to stuck port data_in ;                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[1]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[1]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[0]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[0]                                  ;
; uFPGACHIP|Platform|sys|tile|dcache|pstore2_addr[1]                                                    ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|dcache|pstore1_addr[1]                                    ;
; uFPGACHIP|Platform|sys|tile|dcache|pstore2_addr[0]                                                    ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|dcache|pstore1_addr[0]                                    ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[1]                       ; Stuck at GND              ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[53] ;
;                                                                                                       ; due to stuck port data_in ;                                                                                       ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[2]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[2]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[3]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[3]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[4]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[4]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[5]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[5]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[6]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[6]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[7]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[7]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[8]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[8]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[9]                                                   ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[9]                                  ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[10]                                                  ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[10]                                 ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[11]                                                  ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[11]                                 ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[12]                                                  ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[12]                                 ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[13]                                                  ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[13]                                 ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[14]                                                  ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[14]                                 ;
; uFPGACHIP|Platform|sys|tile|core|wb_reg_raw_inst[15]                                                  ; Lost Fanouts              ; uFPGACHIP|Platform|sys|tile|core|mem_reg_raw_inst[15]                                 ;
; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[0]                                                         ; Stuck at GND              ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[0]                                         ;
;                                                                                                       ; due to stuck port data_in ;                                                                                       ;
+-------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 6307        ;
; Number of registers using Synchronous Clear  ; 1405        ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 138         ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 5250        ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_2|q ; 22      ;
; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_1|q ; 22      ;
; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_0|q ; 23      ;
; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_3|q ; 22      ;
; Total number of inverted registers = 4                                         ;         ;
+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|s1_req_addr[14]                                           ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|_T_344[0]     ; Yes                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|s2_req_tag[3]                                             ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|s2_req_cmd[3]                                             ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                              ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|fragmenter_1|_T_323[0]                                           ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                 ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                 ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|_T_344[3]  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|system_bus_xbar|_T_1008[0]                                       ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|blockProbeAfterGrantCount[1]                              ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|tlMasterXbar|_T_1026[0]                                          ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|div|count[0]                                                ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2028[5]                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_984[1]                                               ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[61]                                                       ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[54]                                                       ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[41]                                                       ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[38]                                                       ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[24]                                                       ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[22]                                                       ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[8]                                                        ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|clint|time$[7]                                                        ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_step                                           ; Yes                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mepc[14]                                            ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mcause[1]                                           ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_0_cfg_a[1]                                      ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_1_cfg_l                                         ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_2_cfg_a[0]                                      ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_3_cfg_l                                         ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_4_cfg_a[1]                                      ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_5_cfg_l                                         ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_6_cfg_a[0]                                      ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_pmp_7_cfg_a[1]                                      ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|div[4]                                                       ; Yes                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|div[2]                                                       ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|ex_ctrl_sel_alu1[0]                                         ; Yes                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mtvec[12]                                           ; Yes                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dpc[6]                                              ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|txen                                                         ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_bp_0_control_dmode                                  ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_bp_1_control_w                                      ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_misa[0]                                             ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|div|divisor[32]                                             ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|ie_rxwm                                                      ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|txwm[0]                                                      ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|rxwm[1]                                                      ; Yes                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]                                                ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|system_bus_xbar|_T_997[1]                                        ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|tlMasterXbar|_T_1015[4]                                          ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2013[0]                                  ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_973[3]                                               ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|mem_reg_rs2[27]                                             ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|s1_req_addr[10]                                           ; Yes                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|txm|counter[3]                                               ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|_T_304[3]                             ; Yes                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|lrscCount[4]                                              ; Yes                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|ex_reg_rs_msb_0[9]                                          ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mbadaddr[0]                                         ; Yes                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|txm|shifter[2]                                               ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|fragmenter_1|_T_222[0]                                           ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_plic|fragmenter|_T_244[3]     ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|_T_244[3]    ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|_T_244[0]    ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_MaskROM|fragmenter|_T_244[3]  ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|_T_244[0]               ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|_T_244[2]              ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|_T_2237[0]                                                ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|frontend|icache|_T_171[4]                                        ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|_T_169[2]                             ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|wrapped_error_device|error|_T_189[1]                             ; Yes                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_941[2]                                    ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|atomics|_T_861[1]                                                ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                       ; Yes                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|ex_reg_rs_msb_0[25]                                         ; Yes                     ;
; 5:1                ; 64 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; uFPGACHIP|Platform|sys|tile|frontend|icache|vb_array[49]                                     ; Yes                     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|div|remainder[17]                                           ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_778[1]                                    ; Yes                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|_T_268[1]                                               ; Yes                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|_T_258[2]                                               ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|atomics|_T_698[3]                                                ; Yes                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|core|ex_reg_cause[0]                                             ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|_T_271[51]                                              ; Yes                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|_T_271[21]                                              ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|_T_261[55]                                              ; Yes                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|csr|_T_261[15]                                              ; Yes                     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|div|remainder[41]                                           ; Yes                     ;
; 9:1                ; 20 bits   ; 120 LEs       ; 100 LEs              ; 20 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|frontend|s1_pc[27]                                               ; Yes                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcacheArb|io_mem_req_bits_addr[2]                                ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|auto_out_a_bits_mask[3] ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|_T_579[4]                                                 ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|i4235                                                     ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2144[0]                                  ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|plic|shift_left_0                                                     ; Yes                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|io_inst_0_bits_raw[0]                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|_T_2235[0]                                                ; Yes                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_1094[16]                                                 ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_1094[2]                                                  ; Yes                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_5271[30]                                 ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_5271[30]                                 ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_5271[30]                                 ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2308[1]                                  ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|tlMasterXbar|_T_1156[37]                                         ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|uart_0_1|txq|i68                                                      ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|uart_0_1|rxq|i68                                                      ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|csr|_T_1557[3]                                              ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|csr|_T_1556[7]                                              ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|bpu|io_debug_if                                             ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|bpu|io_debug_ld                                             ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|bpu|io_debug_st                                             ; Yes                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|_T_659[0]                                                 ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|system_bus_xbar|_GEN_5[2]                                        ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|system_bus_xbar|_T_1070[3]                                       ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2143[0]                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2147[0]                                  ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|_T_659[0]                                                 ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|_T_659[0]                                                 ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|_T_659[0]                                                 ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|plic|LevelGateway_5_io_plic_complete                                  ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|plic|LevelGateway_2_io_plic_complete                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2146[0]                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2145[0]                                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1045[0]                                              ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1046[0]                                              ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|plic|shift_left_0                                                     ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|_T_481[24]                                 ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu_io_in1[0]                                               ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|csr|cause[2]                                                ; Yes                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|system_bus_xbar|_T_1138[1]                                       ; Yes                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]                               ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|dataArb|io_out_bits_addr[2]                               ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_798[0]                                                   ; Yes                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_806[0]                                                   ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_5271[31]                                 ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_5271[25]                                 ; Yes                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]                                               ; Yes                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]                                               ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|tlMasterXbar|_T_1156[32]                                         ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|plic|shift_left_1                                                     ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]                                               ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|i2804                                        ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|atomics|i2348                                                    ; Yes                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rs1[4]                              ; Yes                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu|shift_right_0                                           ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1114[1]                                              ; Yes                     ;
; 10:1               ; 31 bits   ; 186 LEs       ; 186 LEs              ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2292[29]                                 ; Yes                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]                                               ; Yes                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1114[17]                                             ; Yes                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_575__T_1299_data[2]                                      ; Yes                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_575__T_1299_data[2]                                      ; Yes                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_575__T_1299_data[2]                                      ; Yes                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dtim_adapter|i244                                                ; Yes                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|alu_io_in2[0]                                               ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|div|i1770                                                   ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|div|i1771                                                   ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_bits[10]                            ; Yes                     ;
; 34:1               ; 2 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1122[5]                                              ; Yes                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcacheArb|io_mem_req_bits_cmd[1]                                 ; Yes                     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|frontend|_T_259[1]                                               ; Yes                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rd[1]                               ; Yes                     ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1114[1]                                              ; Yes                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|frontend|_T_259[1]                                               ; Yes                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|tlMasterXbar|_T_1156[74]                                         ; Yes                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_rs1[1]                              ; Yes                     ;
; 514:1              ; 3 bits    ; 1026 LEs      ; 150 LEs              ; 876 LEs                ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2300[1]                                  ; Yes                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2284[4]                                  ; Yes                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|out_xbar|_T_2284[2]                                  ; Yes                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; No         ; uFPGACHIP|Platform|sys|pbus|out_xbar|_T_1122[4]                                              ; Yes                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|ibuf|RVCExpander|io_out_bits[15]                            ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|COMMANDRdData_cmdtype[1]                      ; Yes                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|COMMANDRdData_control[11]                     ; Yes                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ABSTRACTAUTOReg_autoexecprogbuf[9]            ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractDataMem_0[0]                          ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractDataMem_1[7]                          ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractDataMem_2[1]                          ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractDataMem_3[1]                          ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_0[4]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_1[7]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_2[4]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_3[0]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_4[6]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_5[2]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_6[7]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_7[4]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_8[7]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_9[3]                         ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_10[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_11[4]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_12[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_13[2]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_14[2]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_15[0]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_16[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_17[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_18[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_19[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_20[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_21[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_22[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_23[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_24[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_25[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_26[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_27[2]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_28[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_29[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_30[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_31[4]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_32[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_33[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_34[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_35[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_36[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_37[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_38[0]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_39[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_40[4]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_41[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_42[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_43[0]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_44[3]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_45[2]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_46[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_47[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_48[0]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_49[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_50[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_51[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_52[5]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_53[0]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_54[4]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_55[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_56[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_57[7]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_58[6]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_59[1]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_60[0]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_61[4]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_62[3]                        ; Yes                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|programBufferMem_63[1]                        ; Yes                     ;
; 33:1               ; 6 bits    ; 132 LEs       ; 96 LEs               ; 36 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]               ; Yes                     ;
; 33:1               ; 11 bits   ; 242 LEs       ; 143 LEs              ; 99 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[22]               ; Yes                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ABSTRACTCSReg_cmderr[2]                       ; Yes                     ;
; 32:1               ; 2 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[17]               ; Yes                     ;
; 26:1               ; 3 bits    ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[20]               ; Yes                     ;
; 23:1               ; 3 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[15]               ; Yes                     ;
; 23:1               ; 3 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[10]               ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|shift_left_0                                  ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|shift_left_0                                  ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|shift_left_0                                  ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_286[19]                                  ; Yes                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|_GEN_286[11]                                  ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|i58923                                        ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dtim_adapter|acq_mask[3]                                         ; Yes                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|rxm|sample_count[3]                                          ; Yes                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|uart_0_1|txm|prescaler[9]                                             ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|_T_1264[0]                                                ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|_T_1258[2]                                                ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|_T_1252[7]                                                ; Yes                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|tile|dcache|_T_1246[6]                                                ; Yes                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|tile|core|_T_1341[7]                                                  ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_1373[1]                                                  ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_1373[1]                                                  ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_1345[1]                                                  ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|core|_T_1345[1]                                                  ; Yes                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|selectedHartReg[5]                            ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|_T_344[0]    ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|coupler_to_device_named_gpio_0|fragmenter|_T_344[3]              ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_clint|fragmenter|_T_344[0]    ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|pbus|coupler_to_slave_named_uart_0|fragmenter|_T_344[0]               ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_0[7]                     ; Yes                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|abstractGeneratedMem_0[24]                    ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|pbus|atomics|_T_825[75]                                               ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_905[73]                                   ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|s1_mask[2]                                                ; Yes                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|s1_mask[0]                                                ; Yes                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|tile|dcache|tlb|pmp|io_w                                              ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|portReg[5]                                                   ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|xorReg[3]                                                    ; Yes                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_28|q                            ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_991[1]                                     ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|dsReg[1]                                                     ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|highIeReg[0]                                                 ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|lowIeReg[3]                                                  ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|riseIeReg[4]                                                 ; Yes                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|gpio_0_1|fallIeReg[4]                                                 ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|dtm|dmiAccessChain|regs_0                                             ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; uFPGACHIP|Platform|sys|dtm|JtagTapController|irChain|regs_4                                  ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|dtm|dtmInfoChain|regs_21                                              ; Yes                     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|dtm|dmiAccessChain|regs_25                                            ; Yes                     ;
; 6:1                ; 17 bits   ; 68 LEs        ; 17 LEs               ; 51 LEs                 ; Yes        ; uFPGACHIP|Platform|sys|dtm|dmiAccessChain|regs_12                                            ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmiXbar|_T_1129[23]                                   ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                     ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register Name                                                                       ; RAM Name                                                                 ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[0]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[1]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[2]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[3]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[4]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[5]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[6]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[7]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[8]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[9]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[10] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[11] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[12] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[13] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[14] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[15] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[16] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[17] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[18] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[19] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[20] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[21] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[22] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[23] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[24] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[25] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[26] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[27] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[28] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[29] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[30] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[31] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[32] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[33] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0_bypass[34] ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[0]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[1]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[2]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[3]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[4]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[5]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[6]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[7]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[8]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[9]     ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[10]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[11]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[12]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[13]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[14]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[15]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[16]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[17]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[18]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[19]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[20]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[21]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[22]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[23]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[24]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[25]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[26]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[27]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[28]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[29]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[30]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[31]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[32]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[33]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0_bypass[34]    ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0    ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[0]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[1]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[2]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[3]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[4]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[5]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[6]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[7]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[8]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[9]   ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[10]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[11]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[12]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[13]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[14]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[15]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[16]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[17]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[18]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[19]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[20]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[21]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[22]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[23]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[24]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[25]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[26]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[27]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[28]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[29]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[30]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[31]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[32]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[33]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0_bypass[34]  ; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0  ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[0]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[1]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[2]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[3]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[4]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[5]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[6]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[7]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[8]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[9]               ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[10]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[11]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[12]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[13]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[14]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[15]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[16]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[17]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[18]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[19]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[20]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[21]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[22]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[23]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[24]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[25]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[26]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[27]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[28]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[29]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[30]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[31]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[32]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[33]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0_bypass[34]              ; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[0]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[1]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[2]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[3]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[4]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[5]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[6]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[7]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[8]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[9]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[10]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[11]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[12]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[13]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[14]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[15]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[16]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[17]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[18]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[19]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[20]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[21]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[22]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[23]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[24]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[25]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[26]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[27]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[28]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[29]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[30]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[31]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0_bypass[32]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[0]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[1]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[2]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[3]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[4]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[5]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[6]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[7]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[8]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[9]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[10]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[11]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[12]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[13]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[14]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[15]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[16]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[17]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[18]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[19]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[20]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[21]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[22]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[23]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[24]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[25]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[26]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[27]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[28]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[29]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[30]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[31]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0_bypass[32]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[0]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[1]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[2]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[3]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[4]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[5]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[6]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[7]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[8]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[9]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[10]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[11]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[12]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[13]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[14]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[15]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[16]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[17]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[18]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[19]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[20]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[21]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[22]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[23]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[24]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[25]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[26]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[27]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[28]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[29]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[30]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[31]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0_bypass[32]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[0]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[1]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[2]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[3]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[4]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[5]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[6]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[7]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[8]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[9]             ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[10]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[11]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[12]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[13]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[14]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[15]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[16]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[17]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[18]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[19]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[20]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[21]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[22]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[23]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[24]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[25]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[26]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[27]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[28]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[29]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[30]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[31]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0_bypass[32]            ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[0]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[1]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[2]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[3]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[4]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[5]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[6]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[7]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[8]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[9]             ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[10]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[11]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[12]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[13]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[14]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[15]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[16]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[17]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[18]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[19]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[20]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[21]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[22]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[23]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[24]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[25]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[26]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[27]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[28]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[29]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[30]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[31]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[32]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0_bypass[33]            ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[0]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[1]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[2]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[3]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[4]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[5]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[6]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[7]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[8]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[9]         ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[10]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[11]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[12]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[13]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[14]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[15]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[16]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[17]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[18]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[19]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[20]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[21]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[22]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[23]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[24]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[25]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[26]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[27]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[28]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[29]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[30]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[31]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[32]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[33]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[34]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[35]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[36]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[37]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[39]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[40]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[41]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[42]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[43]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[44]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[45]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[46]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[47]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[48]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[49]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[50]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[51]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[52]        ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0        ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[0]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[1]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[2]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[3]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[4]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[5]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[6]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[7]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[8]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[9]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[10]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[11]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[12]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[13]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[14]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[15]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[16]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[17]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[18]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[19]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[20]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[21]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[22]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[23]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[24]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[25]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[26]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[27]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[28]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[29]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[30]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[31]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[32]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[33]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0_bypass[34]             ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0             ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[0]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[1]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[2]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[3]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[4]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[5]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[6]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[7]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[8]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[9]                 ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[10]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[11]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[12]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[13]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[14]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[15]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[16]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[17]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[18]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[19]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[20]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[21]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[22]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[23]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[24]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[25]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[26]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[27]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[28]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[29]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[30]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[31]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[32]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[33]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0_bypass[34]                ; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0                ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[0]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[1]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[2]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[3]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[4]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[5]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[6]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[7]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[8]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[9]               ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[10]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[11]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[12]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[13]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[14]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[15]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[16]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[17]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[18]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[19]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[20]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[21]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[22]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[23]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[24]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[25]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[26]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[27]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[28]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[29]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[30]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[31]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[32]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[33]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0_bypass[34]              ; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0              ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[0]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[1]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[2]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[3]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[4]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[5]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[6]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[7]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[8]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[9]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[10]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[11]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[12]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[13]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[14]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[15]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[16]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[17]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[18]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[19]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[20]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[21]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[22]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[23]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[24]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[25]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[26]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[27]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[28]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[29]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[30]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[31]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[32]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[33]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0_bypass[34]           ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0           ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[0]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[1]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[2]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[3]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[4]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[5]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[6]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[7]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[8]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[9]             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[10]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[11]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[12]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[13]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[14]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[15]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[16]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[17]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[18]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[19]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[20]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[21]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[22]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[23]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[24]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[25]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[26]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[27]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[28]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[29]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[30]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[31]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[32]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[33]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0_bypass[34]            ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0            ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[0]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[1]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[2]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[3]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[4]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[5]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[6]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[7]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[8]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[9]                           ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[10]                          ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[11]                          ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[12]                          ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[13]                          ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0_bypass[14]                          ; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[0]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[1]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[2]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[3]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[4]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[5]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[6]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[7]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[8]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[9]                           ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[10]                          ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[11]                          ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[12]                          ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[13]                          ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0_bypass[14]                          ; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0                          ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                    ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
; Register Name                                                                        ; Megafunction                                                      ; Type ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1__T_60_addr_pipe_0[11]        ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0     ; RAM  ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0__T_60_addr_pipe_0[0..10]     ; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0     ; RAM  ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_tag_rdata_addr_pipe_0[0..5]  ; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0     ; RAM  ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0__T_330_addr_pipe_0[0..9] ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0 ; RAM  ;
; uFPGACHIP|Platform|sys|tile|dtim_adapter|acq_data[0..31]                             ; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0       ; RAM  ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0 ;
+------------------------------------------------------------+----------------------+---------------------------------------+
; Parameter Name                                             ; Value                ; Type                                  ;
+------------------------------------------------------------+----------------------+---------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                               ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                               ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                               ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                               ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                               ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                               ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                               ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                               ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                               ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                               ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                               ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                               ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                               ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                               ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                               ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                               ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                               ;
; init_file_restructured                                     ; UNUSED               ; Untyped                               ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                               ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                               ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                               ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                               ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                               ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                               ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                               ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                               ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                               ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                               ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                               ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                               ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                               ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                               ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                               ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; WIDTH_A                                                    ; 32                   ; Untyped                               ;
; WIDTH_B                                                    ; 32                   ; Untyped                               ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                               ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                               ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                               ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                               ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                               ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                               ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                               ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                               ;
+------------------------------------------------------------+----------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+------------------------------------+
; Parameter Name                                             ; Value                ; Type                               ;
+------------------------------------------------------------+----------------------+------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                            ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                            ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                            ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                            ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                            ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                            ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                            ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                            ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                            ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                            ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                            ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                            ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                            ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                            ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                            ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                            ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                            ;
; init_file_restructured                                     ; UNUSED               ; Untyped                            ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                            ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                            ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                            ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                            ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                            ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                            ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                            ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                            ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                            ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                            ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                            ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                            ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                            ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                            ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                            ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; WIDTH_A                                                    ; 32                   ; Untyped                            ;
; WIDTH_B                                                    ; 32                   ; Untyped                            ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                            ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                            ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                            ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                            ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                            ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                            ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                            ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                            ;
+------------------------------------------------------------+----------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------------------------------+
; Parameter Name                                             ; Value                ; Type                                 ;
+------------------------------------------------------------+----------------------+--------------------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                              ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                              ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                              ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                              ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                              ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                              ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                              ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                              ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                              ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                              ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                              ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                              ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                              ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                              ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                              ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                              ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                              ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                              ;
; init_file_restructured                                     ; UNUSED               ; Untyped                              ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                              ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                              ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                              ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                              ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                              ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                              ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                              ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                              ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                              ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                              ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                              ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                              ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                              ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                              ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                              ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; WIDTH_A                                                    ; 32                   ; Untyped                              ;
; WIDTH_B                                                    ; 32                   ; Untyped                              ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                              ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                              ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                              ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                              ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                              ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                              ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                              ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                              ;
+------------------------------------------------------------+----------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------------------+
; Parameter Name                                             ; Value                ; Type                     ;
+------------------------------------------------------------+----------------------+--------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                  ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                  ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                  ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                  ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                  ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                  ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                  ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                  ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                  ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                  ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                  ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                  ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                  ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                  ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                  ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                  ;
; init_file_restructured                                     ; UNUSED               ; Untyped                  ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                  ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                  ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                  ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                  ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                  ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                  ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                  ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                  ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                  ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                  ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                  ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                  ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                  ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                  ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                  ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; WIDTH_A                                                    ; 32                   ; Untyped                  ;
; WIDTH_B                                                    ; 32                   ; Untyped                  ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                  ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                  ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                  ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                  ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                  ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                  ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                  ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                  ;
+------------------------------------------------------------+----------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0 ;
+------------------------------------------------------------+----------------------+----------------------------+
; Parameter Name                                             ; Value                ; Type                       ;
+------------------------------------------------------------+----------------------+----------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                    ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                    ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                    ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                    ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                    ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                    ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                    ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                    ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                    ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                    ;
; init_file_restructured                                     ; UNUSED               ; Untyped                    ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                    ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                    ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                    ;
; NUMWORDS_A                                                 ; 4096                 ; Untyped                    ;
; NUMWORDS_B                                                 ; 4096                 ; Untyped                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                    ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                    ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                    ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                    ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                    ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; WIDTH_A                                                    ; 8                    ; Untyped                    ;
; WIDTH_B                                                    ; 8                    ; Untyped                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                    ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                    ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                    ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                    ;
; WIDTHAD_A                                                  ; 12                   ; Untyped                    ;
; WIDTHAD_B                                                  ; 12                   ; Untyped                    ;
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
+------------------------------------------------------------+----------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0 ;
+------------------------------------------------------------+----------------------+----------------------------+
; Parameter Name                                             ; Value                ; Type                       ;
+------------------------------------------------------------+----------------------+----------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                    ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                    ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                    ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                    ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                    ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                    ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                    ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                    ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                    ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                    ;
; init_file_restructured                                     ; UNUSED               ; Untyped                    ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                    ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                    ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                    ;
; NUMWORDS_A                                                 ; 4096                 ; Untyped                    ;
; NUMWORDS_B                                                 ; 4096                 ; Untyped                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                    ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                    ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                    ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                    ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                    ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; WIDTH_A                                                    ; 8                    ; Untyped                    ;
; WIDTH_B                                                    ; 8                    ; Untyped                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                    ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                    ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                    ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                    ;
; WIDTHAD_A                                                  ; 12                   ; Untyped                    ;
; WIDTHAD_B                                                  ; 12                   ; Untyped                    ;
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
+------------------------------------------------------------+----------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0 ;
+------------------------------------------------------------+----------------------+----------------------------+
; Parameter Name                                             ; Value                ; Type                       ;
+------------------------------------------------------------+----------------------+----------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                    ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                    ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                    ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                    ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                    ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                    ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                    ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                    ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                    ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                    ;
; init_file_restructured                                     ; UNUSED               ; Untyped                    ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                    ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                    ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                    ;
; NUMWORDS_A                                                 ; 4096                 ; Untyped                    ;
; NUMWORDS_B                                                 ; 4096                 ; Untyped                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                    ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                    ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                    ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                    ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                    ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; WIDTH_A                                                    ; 8                    ; Untyped                    ;
; WIDTH_B                                                    ; 8                    ; Untyped                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                    ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                    ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                    ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                    ;
; WIDTHAD_A                                                  ; 12                   ; Untyped                    ;
; WIDTHAD_B                                                  ; 12                   ; Untyped                    ;
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
+------------------------------------------------------------+----------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0 ;
+------------------------------------------------------------+----------------------+----------------------------+
; Parameter Name                                             ; Value                ; Type                       ;
+------------------------------------------------------------+----------------------+----------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                    ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                    ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                    ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                    ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                    ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                    ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                    ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                    ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                    ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                    ;
; init_file_restructured                                     ; UNUSED               ; Untyped                    ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                    ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                    ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                    ;
; NUMWORDS_A                                                 ; 4096                 ; Untyped                    ;
; NUMWORDS_B                                                 ; 4096                 ; Untyped                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                    ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                    ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                    ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                    ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                    ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; WIDTH_A                                                    ; 8                    ; Untyped                    ;
; WIDTH_B                                                    ; 8                    ; Untyped                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                    ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                    ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                    ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                    ;
; WIDTHAD_A                                                  ; 12                   ; Untyped                    ;
; WIDTHAD_B                                                  ; 12                   ; Untyped                    ;
; CBXI_PARAMETER                                             ; altera_syncram_c9h1  ; Untyped                    ;
+------------------------------------------------------------+----------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0 ;
+------------------------------------------------------------+----------------------+---------------------------+
; Parameter Name                                             ; Value                ; Type                      ;
+------------------------------------------------------------+----------------------+---------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                   ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                   ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                   ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                   ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                   ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                   ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                   ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                   ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                   ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                   ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                   ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                   ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                   ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                   ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                   ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                   ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                   ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                   ;
; init_file_restructured                                     ; UNUSED               ; Untyped                   ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                   ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                   ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                   ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                   ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                   ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                   ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                   ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                   ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                   ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                   ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                   ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                   ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                   ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                   ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                   ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; WIDTH_A                                                    ; 32                   ; Untyped                   ;
; WIDTH_B                                                    ; 32                   ; Untyped                   ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                   ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                   ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                   ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                   ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                   ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                   ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                   ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                   ;
+------------------------------------------------------------+----------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+------------------------+
; Parameter Name                                             ; Value                ; Type                   ;
+------------------------------------------------------------+----------------------+------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                ;
; init_file_restructured                                     ; UNUSED               ; Untyped                ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; WIDTH_A                                                    ; 32                   ; Untyped                ;
; WIDTH_B                                                    ; 32                   ; Untyped                ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                ;
+------------------------------------------------------------+----------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------------------+
; Parameter Name                                             ; Value                ; Type                     ;
+------------------------------------------------------------+----------------------+--------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                  ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                  ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                  ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                  ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                  ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                  ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                  ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                  ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                  ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                  ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                  ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                  ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                  ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                  ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                  ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                  ;
; init_file_restructured                                     ; UNUSED               ; Untyped                  ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                  ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                  ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                  ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                  ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                  ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                  ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                  ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                  ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                  ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                  ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                  ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                  ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                  ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                  ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                  ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; WIDTH_A                                                    ; 32                   ; Untyped                  ;
; WIDTH_B                                                    ; 32                   ; Untyped                  ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                  ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                  ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                  ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                  ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                  ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                  ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                  ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                  ;
+------------------------------------------------------------+----------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0 ;
+------------------------------------------------------------+----------------------+-----------------------------+
; Parameter Name                                             ; Value                ; Type                        ;
+------------------------------------------------------------+----------------------+-----------------------------+
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                     ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                     ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                     ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                     ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                     ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                     ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                     ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                     ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                     ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                     ;
; init_file_restructured                                     ; UNUSED               ; Untyped                     ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                     ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                     ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                     ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                     ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                     ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                     ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                     ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                     ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                     ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                     ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                     ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                     ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                     ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                     ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; WIDTH_A                                                    ; 32                   ; Untyped                     ;
; WIDTH_B                                                    ; 32                   ; Untyped                     ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                     ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                     ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                     ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                     ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                     ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                     ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                     ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                     ;
+------------------------------------------------------------+----------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------------------+
; Parameter Name                                             ; Value                ; Type                     ;
+------------------------------------------------------------+----------------------+--------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                  ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                  ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                  ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                  ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                  ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                  ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                  ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                  ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                  ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                  ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                  ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                  ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                  ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                  ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                  ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                  ;
; init_file_restructured                                     ; UNUSED               ; Untyped                  ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                  ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                  ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                  ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                  ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                  ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                  ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                  ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                  ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                  ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                  ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                  ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                  ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                  ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                  ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                  ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; WIDTH_A                                                    ; 32                   ; Untyped                  ;
; WIDTH_B                                                    ; 32                   ; Untyped                  ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                  ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                  ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                  ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                  ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                  ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                  ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                  ;
; CBXI_PARAMETER                                             ; altera_syncram_dsm1  ; Untyped                  ;
+------------------------------------------------------------+----------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0 ;
+------------------------------------------------------------+----------------------+----------------------------+
; Parameter Name                                             ; Value                ; Type                       ;
+------------------------------------------------------------+----------------------+----------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                    ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                    ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                    ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                    ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                    ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                    ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                    ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                    ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                    ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                    ;
; init_file_restructured                                     ; UNUSED               ; Untyped                    ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                    ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                    ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                    ;
; NUMWORDS_A                                                 ; 2                    ; Untyped                    ;
; NUMWORDS_B                                                 ; 2                    ; Untyped                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                    ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                    ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                    ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                    ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                    ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; WIDTH_A                                                    ; 32                   ; Untyped                    ;
; WIDTH_B                                                    ; 32                   ; Untyped                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                    ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                    ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                    ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                    ;
; WIDTHAD_A                                                  ; 1                    ; Untyped                    ;
; WIDTHAD_B                                                  ; 1                    ; Untyped                    ;
; CBXI_PARAMETER                                             ; altera_syncram_pff1  ; Untyped                    ;
+------------------------------------------------------------+----------------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------+
; Parameter Name                                             ; Value                ; Type         ;
+------------------------------------------------------------+----------------------+--------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped      ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped      ;
; BYTE_SIZE                                                  ; 8                    ; Untyped      ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped      ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped      ;
; INIT_FILE                                                  ; UNUSED               ; Untyped      ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped      ;
; init_file_restructured                                     ; UNUSED               ; Untyped      ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped      ;
; NUMWORDS_A                                                 ; 8                    ; Untyped      ;
; NUMWORDS_B                                                 ; 8                    ; Untyped      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped      ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped      ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped      ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped      ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped      ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped      ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped      ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped      ;
; WIDTH_A                                                    ; 8                    ; Untyped      ;
; WIDTH_B                                                    ; 8                    ; Untyped      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped      ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped      ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped      ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped      ;
; WIDTHAD_A                                                  ; 3                    ; Untyped      ;
; WIDTHAD_B                                                  ; 3                    ; Untyped      ;
; CBXI_PARAMETER                                             ; altera_syncram_fdf1  ; Untyped      ;
+------------------------------------------------------------+----------------------+--------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------+
; Parameter Name                                             ; Value                ; Type         ;
+------------------------------------------------------------+----------------------+--------------+
; CBXI_PARAMETER                                             ; altera_syncram_fdf1  ; Untyped      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped      ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped      ;
; BYTE_SIZE                                                  ; 8                    ; Untyped      ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped      ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped      ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped      ;
; INIT_FILE                                                  ; UNUSED               ; Untyped      ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped      ;
; init_file_restructured                                     ; UNUSED               ; Untyped      ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped      ;
; NUMWORDS_A                                                 ; 8                    ; Untyped      ;
; NUMWORDS_B                                                 ; 8                    ; Untyped      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped      ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped      ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped      ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped      ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped      ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped      ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped      ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped      ;
; WIDTH_A                                                    ; 8                    ; Untyped      ;
; WIDTH_B                                                    ; 8                    ; Untyped      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped      ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped      ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped      ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped      ;
; WIDTHAD_A                                                  ; 3                    ; Untyped      ;
; WIDTHAD_B                                                  ; 3                    ; Untyped      ;
; CBXI_PARAMETER                                             ; altera_syncram_fdf1  ; Untyped      ;
+------------------------------------------------------------+----------------------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0 ;
+------------------------------------------------------------+----------------------+----------------------------+
; Parameter Name                                             ; Value                ; Type                       ;
+------------------------------------------------------------+----------------------+----------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                    ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                    ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                    ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                    ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                    ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                    ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                    ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                    ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                    ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                    ;
; init_file_restructured                                     ; UNUSED               ; Untyped                    ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                    ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                    ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                    ;
; NUMWORDS_A                                                 ; 64                   ; Untyped                    ;
; NUMWORDS_B                                                 ; 64                   ; Untyped                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                    ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                    ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                    ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                    ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                    ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                    ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                    ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; WIDTH_A                                                    ; 21                   ; Untyped                    ;
; WIDTH_B                                                    ; 21                   ; Untyped                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                    ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                    ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                    ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                    ;
; WIDTHAD_A                                                  ; 6                    ; Untyped                    ;
; WIDTHAD_B                                                  ; 6                    ; Untyped                    ;
; CBXI_PARAMETER                                             ; altera_syncram_m2h1  ; Untyped                    ;
+------------------------------------------------------------+----------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0 ;
+------------------------------------------------------------+----------------------+--------------------------------+
; Parameter Name                                             ; Value                ; Type                           ;
+------------------------------------------------------------+----------------------+--------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                        ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                        ;
; BYTE_SIZE                                                  ; 8                    ; Untyped                        ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                        ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped                        ;
; NUMWORDS_A                                                 ; 1024                 ; Untyped                        ;
; NUMWORDS_B                                                 ; 1024                 ; Untyped                        ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                        ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                        ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                        ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                        ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped                        ;
; RDCONTROL_REG_B                                            ; CLOCK1               ; Untyped                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; WIDTH_A                                                    ; 32                   ; Untyped                        ;
; WIDTH_B                                                    ; 32                   ; Untyped                        ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped                        ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped                        ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped                        ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped                        ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped                        ;
; WIDTHAD_A                                                  ; 10                   ; Untyped                        ;
; WIDTHAD_B                                                  ; 10                   ; Untyped                        ;
; CBXI_PARAMETER                                             ; altera_syncram_abh1  ; Untyped                        ;
+------------------------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; blackbox               ; 1                                       ;
;     auto_fab_0         ; 1                                       ;
; boundary_port          ; 13                                      ;
; fourteennm_ff          ; 6307                                    ;
;     CLR                ; 105                                     ;
;     CLR SCLR           ; 1                                       ;
;     ENA                ; 3981                                    ;
;     ENA CLR            ; 18                                      ;
;     ENA CLR SCLR       ; 14                                      ;
;     ENA SCLR           ; 1237                                    ;
;     SCLR               ; 153                                     ;
;     plain              ; 798                                     ;
; fourteennm_lcell_comb  ; 11034                                   ;
;     arith              ; 1516                                    ;
;         0 data inputs  ; 26                                      ;
;         1 data inputs  ; 476                                     ;
;         2 data inputs  ; 812                                     ;
;         3 data inputs  ; 34                                      ;
;         4 data inputs  ; 168                                     ;
;     extend             ; 468                                     ;
;         7 data inputs  ; 95                                      ;
;         8 data inputs  ; 373                                     ;
;     normal             ; 9050                                    ;
;         0 data inputs  ; 2                                       ;
;         1 data inputs  ; 3                                       ;
;         2 data inputs  ; 790                                     ;
;         3 data inputs  ; 2331                                    ;
;         4 data inputs  ; 1591                                    ;
;         5 data inputs  ; 1822                                    ;
;         6 data inputs  ; 2511                                    ;
; fourteennm_mac         ; 3                                       ;
; fourteennm_ram_block   ; 485                                     ;
;                        ;                                         ;
; Number of carry chains ; 49                                      ;
; Max carry chain length ; 65                                      ;
;                        ;                                         ;
; Max LUT depth          ; 10.00                                   ;
; Average LUT depth      ; 5.84                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 6977              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 11034             ;
;     -- 8 input functions                    ; 373               ;
;     -- 7 input functions                    ; 95                ;
;     -- 6 input functions                    ; 2511              ;
;     -- 5 input functions                    ; 1822              ;
;     -- 4 input functions                    ; 1759              ;
;     -- <=3 input functions                  ; 4474              ;
;                                             ;                   ;
; Dedicated logic registers                   ; 6307              ;
;                                             ;                   ;
; I/O pins                                    ; 13                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 231488            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 3                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 3                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
;                                             ;                   ;
;                                             ;                   ;
; Maximum fan-out node                        ; REF_CLK_PLL       ;
; Maximum fan-out                             ; 6528              ;
; Total fan-out                               ; 70209             ;
; Average fan-out                             ; 3.94              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM   ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM  ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM     ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM            ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM              ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                 ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM         ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 64           ; 21           ; 64           ; 21           ; 1344  ; None ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                           ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                           ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "auto_fab_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+----------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; IOPLLs ; Full Hierarchy Name                                                                          ; Entity Name                                    ; Library Name              ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+----------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------+
; |                                               ; 88 (0)              ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; |                                                                                            ; top                                            ; alt_sld_fab_0             ;
;    |auto_fab_0|                                 ; 88 (1)              ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0                                                                                   ; alt_sld_fab_0                                  ; N/A                       ;
;       |alt_sld_fab_0|                           ; 87 (0)              ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0                                                                     ; alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq         ; alt_sld_fab_0_10          ;
;          |alt_sld_fab_0|                        ; 87 (0)              ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                       ; alt_sld_fab_0_alt_sld_fab_1920_qdketaq         ; alt_sld_fab_1920          ;
;             |jtagpins|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                              ; altera_jtag_wys_atom                           ; altera_jtag_wys_atom_1920 ;
;                |atom_inst|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                    ; altera_jtag_wys_atom_bare                      ; altera_jtag_wys_atom_1920 ;
;             |sldfabric|                         ; 87 (0)              ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                             ; alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui ; altera_sld_jtag_hub_1920  ;
;                |jtag_hub_gen.real_sld_jtag_hub| ; 87 (56)             ; 74 (46)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub              ; sld_jtag_hub                                   ; altera_work               ;
;                   |hub_info_reg|                ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg ; sld_rom_sr                                     ; altera_work               ;
;                   |shadow_jsm|                  ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm   ; sld_shadow_jsm                                 ; altera_sld                ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------+----------------------------------------------------------------------------------------------+------------------------------------------------+---------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+-----------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                 ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------+--------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][3] ; Lost fanout        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2] ; Lost fanout        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1] ; Lost fanout        ;
; Total Number of Removed Registers = 3                                                         ;                    ;
+-----------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------+
; General Register Statistics for Partition "auto_fab_0" ;
+----------------------------------------------+---------+
; Statistic                                    ; Value   ;
+----------------------------------------------+---------+
; Total registers                              ; 74      ;
; Number of registers using Synchronous Clear  ; 8       ;
; Number of registers using Synchronous Load   ; 0       ;
; Number of registers using Asynchronous Clear ; 22      ;
; Number of registers using Asynchronous Load  ; 0       ;
; Number of registers using Clock Enable       ; 48      ;
; Number of registers using Preset             ; 0       ;
+----------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 2                                                         ;         ;
+------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]                  ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[2]         ; Yes                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[3]         ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|mixer_addr_reg_internal[2]   ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|word_counter[3] ; Yes                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|design_hash_reg[1]           ; Yes                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[1]      ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "auto_fab_0" ;
+-------------------------+------------------------------------+
; Type                    ; Count                              ;
+-------------------------+------------------------------------+
; boundary_port           ; 31                                 ;
; fourteennm_ff           ; 74                                 ;
;     CLR                 ; 4                                  ;
;     ENA                 ; 30                                 ;
;     ENA CLR             ; 17                                 ;
;     ENA CLR SCLR        ; 1                                  ;
;     SCLR                ; 7                                  ;
;     plain               ; 15                                 ;
; fourteennm_lcell_comb   ; 88                                 ;
;     normal              ; 88                                 ;
;         0 data inputs   ; 1                                  ;
;         1 data inputs   ; 2                                  ;
;         2 data inputs   ; 22                                 ;
;         3 data inputs   ; 14                                 ;
;         4 data inputs   ; 14                                 ;
;         5 data inputs   ; 21                                 ;
;         6 data inputs   ; 14                                 ;
; fourteennm_sdm_jtag_ela ; 1                                  ;
;                         ;                                    ;
; Number of carry chains  ; 0                                  ;
; Max carry chain length  ; 0                                  ;
;                         ;                                    ;
; Max LUT depth           ; 3.00                               ;
; Average LUT depth       ; 1.46                               ;
+-------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "auto_fab_0"                                                  ;
+---------------------------------------------+----------------------------------------------------------------+
; Resource                                    ; Usage                                                          ;
+---------------------------------------------+----------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 52                                                             ;
;                                             ;                                                                ;
; Combinational ALUT usage for logic          ; 88                                                             ;
;     -- 8 input functions                    ; 0                                                              ;
;     -- 7 input functions                    ; 0                                                              ;
;     -- 6 input functions                    ; 14                                                             ;
;     -- 5 input functions                    ; 21                                                             ;
;     -- 4 input functions                    ; 14                                                             ;
;     -- <=3 input functions                  ; 39                                                             ;
;                                             ;                                                                ;
; Dedicated logic registers                   ; 74                                                             ;
;                                             ;                                                                ;
; I/O pins                                    ; 31                                                             ;
;                                             ;                                                                ;
; Total DSP Blocks                            ; 0                                                              ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                                                              ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                                                              ;
;                                             ;                                                                ;
;                                             ;                                                                ;
;                                             ;                                                                ;
; Maximum fan-out node                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom ;
; Maximum fan-out                             ; 101                                                            ;
; Total fan-out                               ; 579                                                            ;
; Average fan-out                             ; 2.98                                                           ;
+---------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "auto_fab_0"                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; uFPGACHIP|Platform|sys|maskROM|rom|r|rom_1port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM   ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM  ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM     ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM            ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM              ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                 ; AUTO ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64    ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM         ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM             ; AUTO ; Simple Dual Port ; 64           ; 21           ; 64           ; 21           ; 1344  ; None ;
; uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                           ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None ;
; uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                           ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 20.2.0 Build 50 06/11/2020 SC Pro Edition
    Info: Processing started: Wed Jul 29 19:39:09 2020
    Info: System process ID: 1942217
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Critical Warning (20615): Use the Reset Release IP in Intel Stratix 10 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Intel Stratix 10 Configuration User Guide.
Info: Elaborating from top-level entity "top"
Info (18235): Library search order is as follows: "rom_1port_2010; rom; vJTAG". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (16821): Verilog HDL info at sld_virtual_jtag_basic.v(415): going to vhdl side to elaborate module sld_jtag_endpoint_adapter File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=1,sld_auto_instance_index="YES",sld_node_info_internal=4222464)(1,3)" with architecture "rtl" File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (17560): VHDL info at sld_jtag_endpoint_adapter.vhd(305): going to verilog side to elaborate module sld_jtag_endpoint_adapter_impl File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 305
Info (16821): Verilog HDL info at sld_jtag_endpoint_adapter_impl.sv(118): going to vhdl side to elaborate module altera_sld_agent_endpoint File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv Line: 118
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=8,ir_width=1)(1,1)" with architecture "rtl" File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=3,receive_width=24,settings="{fabric sld dir agent mfr_code 110 type_code 8 version 0 instance -1 ir_width 1 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,125)" with architecture "rtl" File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (16822): Verilog HDL info at sld_jtag_endpoint_adapter_impl.sv(118): back to verilog to continue elaboration File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv Line: 118
Info (17561): VHDL info at sld_jtag_endpoint_adapter.vhd(305): back to vhdl to continue elaboration File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 305
Info (16822): Verilog HDL info at sld_virtual_jtag_basic.v(415): back to verilog to continue elaboration File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Critical Warning (127002): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/sdboot.hex -- setting all initial values to 0 File: /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/tmp-clearbox/top/1942217/altera_syncram_impl_2hg4.tdf Line: 36
Info: Found 221 design entities
Info: There are 594 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 20.2 build 50
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0 --family="Stratix 10" --part=1SG280LU2F50E2VG
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_qdketaq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_zh76hji"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_c5psxrq"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 7 modules, 7 files
Info (11172): Qsys-generate succeeded.
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (16821): Verilog HDL info at alt_sld_fab_0_alt_sld_fab_1920_qdketaq.v(144): going to vhdl side to elaborate module alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui File: /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_qdketaq.v Line: 144
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui(device_family="Stratix 10",count=1,n_sel_bits=1,n_node_ir_bits=4,node_info="00000000010000000110111000000000",compilation_mode=0,broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,10)(1,0)(1,32)" with architecture "rtl" File: /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_4evknui.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Stratix 10",n_nodes=1,n_sel_bits=1,n_node_ir_bits=4,node_info="00000000010000000110111000000000",broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,10)(31,0)" with architecture "rtl" File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=64)" with architecture "INFO_REG" File: /opt/intel/FPGA_pro/20.2/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info (16822): Verilog HDL info at alt_sld_fab_0_alt_sld_fab_1920_qdketaq.v(144): back to verilog to continue elaboration File: /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/qdb/_compiler/top/_flat/20.2.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_qdketaq.v Line: 144
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info (21661): Design Assistant Results: 1 of 2 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report '/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.drc.partitioned.rpt' for more information
Info (21622): Design Assistant Results: 1 of 5 Low severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report '/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.drc.partitioned.rpt' for more information
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_address" is uninferred due to inappropriate RAM size File: /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v Line: 97160
    Info (276004): RAM logic "uFPGACHIP|Platform|sys|pbus|buffer|Queue|_T_35_data" is uninferred due to inappropriate RAM size File: /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v Line: 97176
    Info (276004): RAM logic "uFPGACHIP|Platform|sys|pbus|buffer|Queue_1|_T_35_data" is uninferred due to inappropriate RAM size File: /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v Line: 14137
    Info (276004): RAM logic "uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_address" is uninferred due to inappropriate RAM size File: /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v Line: 97160
    Info (276004): RAM logic "uFPGACHIP|Platform|sys|pbus|buffer_1|Queue_1|_T_35_data" is uninferred due to inappropriate RAM size File: /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v Line: 14137
    Info (276007): RAM logic "uFPGACHIP|Platform|sys|tile|core|_T_575" is uninferred due to asynchronous read logic File: /home/jdtarang/RISC-V/git/freedom-jdtarang/builds/sgx-min/sifive.freedom.sgx.min.DefaultSGXConfig.v Line: 172940
Info (19000): Inferred 18 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_address_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|sbus|control_bus|buffer|Queue_1|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|pbus|buffer_1|Queue|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|dcache|data|data_arrays_0_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|frontend|icache|tag_array_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_address_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|buffer|Queue|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|buffer|Queue_1|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_address_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|buffer_1|Queue|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|tile|buffer_1|Queue_1|_T_35_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 1
        Info (286033): Parameter NUMWORDS_A set to 2
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 1
        Info (286033): Parameter NUMWORDS_B set to 2
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|uart_0_1|txq|_T_35_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uFPGACHIP|Platform|sys|uart_0_1|rxq|_T_35_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (284007): State machine "uFPGACHIP|Platform|sys|sbus|control_bus|atomics|_T_258_0_state" will be implemented as a safe state machine.
Info (284007): State machine "uFPGACHIP|Platform|sys|pbus|atomics|_T_258_0_state" will be implemented as a safe state machine.
Info (284007): State machine "uFPGACHIP|Platform|sys|tile|dcache|release_state" will be implemented as a safe state machine.
Info (284007): State machine "uFPGACHIP|Platform|sys|tile|dtim_adapter|state" will be implemented as a safe state machine.
Info (284007): State machine "uFPGACHIP|Platform|sys|debug_1|dmInner|dmInner|ctrlStateReg" will be implemented as a safe state machine.
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_4" is stuck at VCC File: /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/top.v Line: 45
Info (17049): 452 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 15539 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 15037 logic cells
    Info (21064): Implemented 485 RAM segments
    Info (21062): Implemented 3 DSP elements
    Info (21071): Implemented 1 partitions
Info: Successfully synthesized partition
Info: Synthesizing partition "auto_fab_0"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 139 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 107 logic cells
Info: Successfully synthesized partition
Info (144001): Generated suppressed messages file /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.syn.smsg
Info: Saving post-synthesis snapshots for 2 partition(s)
Info (21615): Running Design Assistant Rules for snapshot 'synthesized'
Info (21661): Design Assistant Results: 0 of 1 High severity rules issued violations in snapshot 'synthesized'
Info (21621): Design Assistant Results: 1 of 2 Medium severity rules issued violations in snapshot 'synthesized'. Please refer to DRC report '/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.drc.synthesized.rpt' for more information
Info (21622): Design Assistant Results: 0 of 3 Low severity rules issued violations in snapshot 'synthesized'
Info: Quartus Prime Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1964 megabytes
    Info: Processing ended: Wed Jul 29 19:40:33 2020
    Info: Elapsed time: 00:01:24
    Info: System process ID: 1942217


+-------------------------------+
; Synthesis Suppressed Messages ;
+-------------------------------+
The suppressed messages can be found in /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.syn.smsg.


