#####################  mpc5746c_mapbga256 Adc module  ##########################
#
# Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelId : List of Adc Physical Channels for all HW units
# Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelId : List of Adc Physical Channels for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelId : List of Adc Physical Channels for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit.AdcGroup.AdcHwTrigSrc : List of TIMER / PIT Trigger source channels for all HW units
# Adc.AdcConfigSet.AdcHwUnit0.AdcGroup.AdcHwTrigSrc : List of TIMER / PIT Trigger source channels for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcGroup.AdcHwTrigSrc : List of TIMER / PIT Trigger source channels for Adc unit 1
# Adc.AdcInterrupts:List of interrupts for which enable defines need to be generated.
# Adc.AdcConfigSet.AdcHwUnit0.AdcResolution: Adc unit 0 resolution
# Adc.AdcConfigSet.AdcHwUnit1.AdcResolution: Adc unit 1 resolution
# Adc.AdcConfigSet.AdcHwUnit : Number of ADC HW Unit
# Adc.AdcConfigSet.BCtuHwUnit: Number of BCTU HW Unit
# AdcMaxCtuTriggerEvent: Maximum CTU event configuration
# AdcDMAPresent : DMA Present
# BCTUNumberOfSFTRGReg: Number of BCTU_SFTRGR register
# BCTUNumberOfLISTCHReg: Number of BCTU_LISTCHR register
# BCTUNumberOfTRGCFGReg: Number of BCTU_TRGCFG register
# AdcBCTUPresent: BCTU available
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCEOCFReg: Number of CEOCFR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfTHRHLReg:Number of THRHLR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfPSReg:Number of PSR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCTReg:Number of CTR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfNCMReg:Number of NCMR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfJCMReg:Number of JCMR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCWSELReg:Number of CWSEL register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCWENReg:Number of CWENR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfAWORReg:Number of AWORR register
# Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfDMAReg:Number of DMAR register
# Adc.AdcConfigSet.AdcHwUnit0.AdcCeocfrRegisters: List of CEOCFR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcCeocfrRegisters: List of CEOCFR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcDmarRegisters: List of DMAR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcDmarRegisters: List of DMAR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcPsrRegisters: List of PSR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcPsrRegisters: List of PSR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcCtrRegisters : List of CTR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcCtrRegisters : List of CTR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcNcmrRegisters: List of NCMR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcNcmrRegisters: List of NCMR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcJcmrRegisters: List of JCMR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcJcmrRegisters: List of JCMR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcDsdrRegPresent: DSDR register present for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcDsdrRegPresent: DSDR register present for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcCwselRegisters: List of CWSELR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcCwselRegisters: List of CWSELR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcCwenrRegisters: List of CWENR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcCwenrRegisters: List of CWENR register for Adc unit 1
# Adc.AdcConfigSet.AdcHwUnit0.AdcAworrRegisters: List of AWORR register for Adc unit 0
# Adc.AdcConfigSet.AdcHwUnit1.AdcAworrRegisters: List of AWORR register for Adc unit 1
#
################################################################################

Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelId:AN_0,AN_1,AN_2,AN_3,AN_4,AN_5,AN_6,AN_7,AN_8,AN_9,AN_10,AN_11,AN_12,AN_13,AN_14,AN_15,AN_17,AN_18,AN_19,AN_20,AN_21,AN_32,AN_33,AN_34,AN_35,AN_36,AN_37,AN_38,AN_39,AN_40,AN_41,AN_42,AN_43,AN_44,AN_45,AN_46,AN_47,AN_48,AN_49,AN_50,AN_51,AN_52,AN_53,AN_54,AN_55,AN_56,AN_57,AN_58,AN_59,AN_60,AN_61,AN_62,AN_63,AN_64,AN_65,AN_66,AN_67,AN_68,AN_69,AN_70,AN_71,AN_72,AN_73,AN_74,AN_75,AN_76,AN_77,AN_78,AN_79,AN_80,AN_81,AN_82,AN_83,AN_84,AN_85,AN_86,AN_87,AN_88,AN_89,AN_90,AN_91,AN_92,AN_93,AN_94,AN_95
Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelId:AN_3,AN_4,AN_7,AN_8,AN_11,AN_12,AN_17,AN_18,AN_19,AN_20,AN_21,AN_32,AN_33,AN_34,AN_35,AN_38,AN_39,AN_40,AN_41,AN_42,AN_43,AN_44,AN_45,AN_46,AN_47,AN_48,AN_49,AN_50,AN_51,AN_52,AN_53,AN_54,AN_55,AN_56,AN_57,AN_58,AN_59,AN_60,AN_61,AN_62,AN_63,AN_64,AN_65,AN_66,AN_67,AN_68,AN_69,AN_70,AN_71,AN_72,AN_73,AN_74,AN_75,AN_76,AN_77,AN_78,AN_79,AN_80,AN_81,AN_82,AN_83,AN_84,AN_85,AN_86,AN_87,AN_88,AN_89,AN_90,AN_91,AN_92,AN_93,AN_94,AN_95
Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelId:AN_0,AN_1,AN_2,AN_3,AN_4,AN_5,AN_6,AN_7,AN_8,AN_9,AN_10,AN_11,AN_12,AN_13,AN_14,AN_15,AN_32,AN_33,AN_35,AN_36,AN_37,AN_38,AN_39,AN_40,AN_41,AN_42,AN_43,AN_44,AN_45,AN_46,AN_47,AN_49,AN_50,AN_51,AN_52,AN_53,AN_64,AN_65,AN_66,AN_67,AN_68,AN_69,AN_70,AN_71,AN_72,AN_73,AN_74,AN_75,AN_76,AN_77,AN_78,AN_79,AN_80,AN_81,AN_82,AN_83,AN_84,AN_85,AN_86,AN_87,AN_88,AN_89,AN_90,AN_91,AN_92,AN_93,AN_94,AN_95
Adc.AdcConfigSet.AdcHwUnit.AdcGroup.AdcHwTrigSrc:PIT_2,PIT_6,BCTU_EMIOS0_0,BCTU_EMIOS0_1,BCTU_EMIOS0_2,BCTU_EMIOS0_3,BCTU_EMIOS0_4,BCTU_EMIOS0_5,BCTU_EMIOS0_6,BCTU_EMIOS0_7,BCTU_EMIOS0_8,BCTU_EMIOS0_9,BCTU_EMIOS0_10,BCTU_EMIOS0_11,BCTU_EMIOS0_12,BCTU_EMIOS0_13,BCTU_EMIOS0_14,BCTU_EMIOS0_15,BCTU_EMIOS0_16,BCTU_EMIOS0_17,BCTU_EMIOS0_18,BCTU_EMIOS0_19,BCTU_EMIOS0_20,BCTU_EMIOS0_21,BCTU_EMIOS0_22,BCTU_PIT_3,BCTU_EMIOS0_24,BCTU_EMIOS0_25,BCTU_EMIOS0_26,BCTU_EMIOS0_27,BCTU_EMIOS0_28,BCTU_EMIOS0_29,BCTU_EMIOS0_30,BCTU_EMIOS0_31,BCTU_EMIOS1_0,BCTU_EMIOS1_1,BCTU_EMIOS1_2,BCTU_EMIOS1_3,BCTU_EMIOS1_4,BCTU_EMIOS1_5,BCTU_EMIOS1_6,BCTU_EMIOS1_7,BCTU_EMIOS1_8,BCTU_EMIOS1_9,BCTU_EMIOS1_10,BCTU_EMIOS1_11,BCTU_EMIOS1_12,BCTU_EMIOS1_13,BCTU_EMIOS1_14,BCTU_EMIOS1_15,BCTU_EMIOS1_16,BCTU_EMIOS1_17,BCTU_EMIOS1_18,BCTU_EMIOS1_19,BCTU_EMIOS1_20,BCTU_EMIOS1_21,BCTU_EMIOS1_22,BCTU_PIT_7,BCTU_EMIOS1_24,BCTU_EMIOS1_25,BCTU_EMIOS1_26,BCTU_EMIOS1_27,BCTU_EMIOS1_28,BCTU_EMIOS1_29,BCTU_EMIOS1_30,BCTU_EMIOS1_31
Adc.AdcConfigSet.AdcHwUnit0.AdcGroup.AdcHwTrigSrc:PIT_2,BCTU_EMIOS0_0,BCTU_EMIOS0_1,BCTU_EMIOS0_2,BCTU_EMIOS0_3,BCTU_EMIOS0_4,BCTU_EMIOS0_5,BCTU_EMIOS0_6,BCTU_EMIOS0_7,BCTU_EMIOS0_8,BCTU_EMIOS0_9,BCTU_EMIOS0_10,BCTU_EMIOS0_11,BCTU_EMIOS0_12,BCTU_EMIOS0_13,BCTU_EMIOS0_14,BCTU_EMIOS0_15,BCTU_EMIOS0_16,BCTU_EMIOS0_17,BCTU_EMIOS0_18,BCTU_EMIOS0_19,BCTU_EMIOS0_20,BCTU_EMIOS0_21,BCTU_EMIOS0_22,BCTU_PIT_3,BCTU_EMIOS0_24,BCTU_EMIOS0_25,BCTU_EMIOS0_26,BCTU_EMIOS0_27,BCTU_EMIOS0_28,BCTU_EMIOS0_29,BCTU_EMIOS0_30,BCTU_EMIOS0_31,BCTU_EMIOS1_0,BCTU_EMIOS1_1,BCTU_EMIOS1_2,BCTU_EMIOS1_3,BCTU_EMIOS1_4,BCTU_EMIOS1_5,BCTU_EMIOS1_6,BCTU_EMIOS1_7,BCTU_EMIOS1_8,BCTU_EMIOS1_9,BCTU_EMIOS1_10,BCTU_EMIOS1_11,BCTU_EMIOS1_12,BCTU_EMIOS1_13,BCTU_EMIOS1_14,BCTU_EMIOS1_15,BCTU_EMIOS1_16,BCTU_EMIOS1_17,BCTU_EMIOS1_18,BCTU_EMIOS1_19,BCTU_EMIOS1_20,BCTU_EMIOS1_21,BCTU_EMIOS1_22,BCTU_PIT_7,BCTU_EMIOS1_24,BCTU_EMIOS1_25,BCTU_EMIOS1_26,BCTU_EMIOS1_27,BCTU_EMIOS1_28,BCTU_EMIOS1_29,BCTU_EMIOS1_30,BCTU_EMIOS1_31
Adc.AdcConfigSet.AdcHwUnit1.AdcGroup.AdcHwTrigSrc:PIT_6,BCTU_EMIOS0_0,BCTU_EMIOS0_1,BCTU_EMIOS0_2,BCTU_EMIOS0_3,BCTU_EMIOS0_4,BCTU_EMIOS0_5,BCTU_EMIOS0_6,BCTU_EMIOS0_7,BCTU_EMIOS0_8,BCTU_EMIOS0_9,BCTU_EMIOS0_10,BCTU_EMIOS0_11,BCTU_EMIOS0_12,BCTU_EMIOS0_13,BCTU_EMIOS0_14,BCTU_EMIOS0_15,BCTU_EMIOS0_16,BCTU_EMIOS0_17,BCTU_EMIOS0_18,BCTU_EMIOS0_19,BCTU_EMIOS0_20,BCTU_EMIOS0_21,BCTU_EMIOS0_22,BCTU_PIT_3,BCTU_EMIOS0_24,BCTU_EMIOS0_25,BCTU_EMIOS0_26,BCTU_EMIOS0_27,BCTU_EMIOS0_28,BCTU_EMIOS0_29,BCTU_EMIOS0_30,BCTU_EMIOS0_31,BCTU_EMIOS1_0,BCTU_EMIOS1_1,BCTU_EMIOS1_2,BCTU_EMIOS1_3,BCTU_EMIOS1_4,BCTU_EMIOS1_5,BCTU_EMIOS1_6,BCTU_EMIOS1_7,BCTU_EMIOS1_8,BCTU_EMIOS1_9,BCTU_EMIOS1_10,BCTU_EMIOS1_11,BCTU_EMIOS1_12,BCTU_EMIOS1_13,BCTU_EMIOS1_14,BCTU_EMIOS1_15,BCTU_EMIOS1_16,BCTU_EMIOS1_17,BCTU_EMIOS1_18,BCTU_EMIOS1_19,BCTU_EMIOS1_20,BCTU_EMIOS1_21,BCTU_EMIOS1_22,BCTU_PIT_7,BCTU_EMIOS1_24,BCTU_EMIOS1_25,BCTU_EMIOS1_26,BCTU_EMIOS1_27,BCTU_EMIOS1_28,BCTU_EMIOS1_29,BCTU_EMIOS1_30,BCTU_EMIOS1_31
Adc.AdcInterrupts:ADC0_EOC,ADC0_WD,ADC1_EOC,ADC1_WD
Adc.AdcConfigSet.AdcHwUnit0.AdcResolution:10
Adc.AdcConfigSet.AdcHwUnit1.AdcResolution:12
Adc.AdcConfigSet.AdcHwUnit:2
Adc.AdcConfigSet.BCtuHwUnit:1
AdcMaxCtuTriggerEvent:64
AdcDMAPresent:TRUE
BCTUNumberOfSFTRGReg:2
BCTUNumberOfLISTCHReg:16
BCTUNumberOfTRGCFGReg:64
AdcBCTUPresent:TRUE
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCEOCFReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfTHRHLReg:6
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfPSReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCTReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfNCMReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfJCMReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCWSELReg:11
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfCWENReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfAWORReg:3
Adc.AdcConfigSet.AdcHwUnit.AdcNumberOfDMAReg:3
Adc.AdcConfigSet.AdcHwUnit0.AdcCeocfrRegisters:ADC_CEOCFR0,ADC_CEOCFR1,ADC_CEOCFR2
Adc.AdcConfigSet.AdcHwUnit1.AdcCeocfrRegisters:ADC_CEOCFR0,ADC_CEOCFR1,ADC_CEOCFR2
Adc.AdcConfigSet.AdcHwUnit0.AdcDmarRegisters:ADC_DMAR0,ADC_DMAR1,ADC_DMAR2
Adc.AdcConfigSet.AdcHwUnit1.AdcDmarRegisters:ADC_DMAR0,ADC_DMAR1,ADC_DMAR2
Adc.AdcConfigSet.AdcHwUnit0.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2,ADC_THRHLR3,ADC_THRHLR4,ADC_THRHLR5
Adc.AdcConfigSet.AdcHwUnit1.AdcThrhlrRegisters:ADC_THRHLR0,ADC_THRHLR1,ADC_THRHLR2
Adc.AdcConfigSet.AdcHwUnit0.AdcPsrRegisters:ADC_PSR0,ADC_PSR1,ADC_PSR2
Adc.AdcConfigSet.AdcHwUnit1.AdcPsrRegisters:ADC_PSR0,ADC_PSR1,ADC_PSR2
Adc.AdcConfigSet.AdcHwUnit0.AdcCtrRegisters:ADC_CTR0,ADC_CTR1,ADC_CTR2
Adc.AdcConfigSet.AdcHwUnit1.AdcCtrRegisters:ADC_CTR0,ADC_CTR1,ADC_CTR2
Adc.AdcConfigSet.AdcHwUnit0.AdcNcmrRegisters:ADC_NCMR0,ADC_NCMR1,ADC_NCMR2
Adc.AdcConfigSet.AdcHwUnit1.AdcNcmrRegisters:ADC_NCMR0,ADC_NCMR1,ADC_NCMR2
Adc.AdcConfigSet.AdcHwUnit0.AdcJcmrRegisters:ADC_JCMR0,ADC_JCMR1,ADC_JCMR2
Adc.AdcConfigSet.AdcHwUnit1.AdcJcmrRegisters:ADC_JCMR0,ADC_JCMR1,ADC_JCMR2
Adc.AdcConfigSet.AdcHwUnit0.AdcDsdrRegPresent:TRUE
Adc.AdcConfigSet.AdcHwUnit1.AdcDsdrRegPresent:TRUE
Adc.AdcConfigSet.AdcHwUnit0.AdcCwselRegisters:ADC_CWSEL0,ADC_CWSEL1,ADC_CWSEL2,ADC_CWSEL4,ADC_CWSEL5,ADC_CWSEL6,ADC_CWSEL7,ADC_CWSEL8,ADC_CWSEL9,ADC_CWSEL10,ADC_CWSEL11
Adc.AdcConfigSet.AdcHwUnit1.AdcCwselRegisters:ADC_CWSEL0,ADC_CWSEL1,ADC_CWSEL4,ADC_CWSEL5,ADC_CWSEL6,ADC_CWSEL7,ADC_CWSEL8,ADC_CWSEL9,ADC_CWSEL10,ADC_CWSEL11
Adc.AdcConfigSet.AdcHwUnit0.AdcCwenrRegisters:ADC_CWENR0,ADC_CWENR1,ADC_CWENR2
Adc.AdcConfigSet.AdcHwUnit1.AdcCwenrRegisters:ADC_CWENR0,ADC_CWENR1,ADC_CWENR2
Adc.AdcConfigSet.AdcHwUnit0.AdcAworrRegisters:ADC_AWORR0,ADC_AWORR1,ADC_AWORR2
Adc.AdcConfigSet.AdcHwUnit1.AdcAworrRegisters:ADC_AWORR0,ADC_AWORR1,ADC_AWORR2
######################  mpc5746c_mapbga256 Adc module: END  #####################
######################  Can_mpc5746c_mapbga256  Can module  ##########################
# 
# Can.CanConfigSet.CanHwChannelList.MSCAN        : list of available FlexCan controllers
# Can.CanConfigSet.CanController                 : number of available FlexCan controllers
# Can.CanConfigSet.CanMB                         : number of Message Buffers for every controller
# Can.CanConfigSet.CanController.NoMB:           : number of maximum MBs supported in hardware for every controller
# Can.CanConfigSet.RxFifoEventsUnified           : separate interrupts handlers or not will be used for the 3 events of the RxFifo.
# Can.CanConfig.InternalWakeupSupport            : support for Wakeup with Can controller capability (MCR_WAK_MSK, ESR_WAK_INT, .. bits
# Can.CanConfig.DualClockMode                    : support for switch Can controller to another clk value.
# Can.CanConfig.MixMB                            : platform support controller with different number of MBs in hardware
# Can.CanConfig.MemoryECC                        : platform support for Flexcan internal memory error detection and correction
# Can.CanConfigSet.CanFdEnable                   : Enable the FD feature if CanFdEnable is STD_ON
# Can.CanConfig.CtrlClksrcAvailable              : On some platforms CLKSRC bit it is reserved. On this case  CtrlClksrcAvailable  should be STD_OFF
# Can.CanConfigSet.CanPretendedNetworkingList   : List of controller support Pretended Networking
# Can.CanConfig.SwichingIsoMode                  : add support for the platsforms select between iso or non-iso for CAN FD.
# Can.CanConfigSet.CBTSupport                    : This parameter is STD_ON in case the platform has CAN Bit Timing Register (CAN_CBT), otherwise it is STD_OFF
# Can.CanGeneral.DisableE10368                   : Disable errata e10368 if it already enable by BASE
################################################################################

Can.CanConfigSet.CanHwChannelList.MSCAN:FlexCAN_A,FlexCAN_B,FlexCAN_C,FlexCAN_D,FlexCAN_E,FlexCAN_F,FlexCAN_G,FlexCAN_H
Can.CanConfigSet.CanController:8
Can.CanConfigSet.CanMB:96
Can.CanConfigSet.CanController.NoMB:96,96,96,96,96,96,96,96
Can.CanConfigSet.FlexCAN_A:96
Can.CanConfigSet.FlexCAN_B:96
Can.CanConfigSet.FlexCAN_C:96
Can.CanConfigSet.FlexCAN_D:96
Can.CanConfigSet.FlexCAN_E:96
Can.CanConfigSet.FlexCAN_F:96
Can.CanConfigSet.FlexCAN_G:96
Can.CanConfigSet.FlexCAN_H:96
Can.CanConfigSet.RxFifoEventsUnified:STD_ON
Can.CanConfig.InternalWakeupSupport:STD_OFF
Can.CanConfig.DualClockMode:STD_ON
Can.CanConfig.MixMB:STD_OFF
Can.CanConfig.CanController.WakeUpSourceFilter:STD_OFF
Can.CanConfig.MemoryECC:STD_OFF
Can.CanConfig.CtrlClksrcAvailable:STD_ON
Can.CanConfigSet.CanFdEnable:STD_ON
Can.CanConfigSet.CanFdEnableControllerA:STD_ON
Can.CanConfigSet.CanFdEnableControllerB:STD_ON
Can.CanConfigSet.CanFdEnableControllerC:STD_ON
Can.CanConfigSet.CanFdEnableControllerD:STD_ON
Can.CanConfigSet.CanFdEnableControllerE:STD_ON
Can.CanConfigSet.CanFdEnableControllerF:STD_ON
Can.CanConfigSet.CanFdEnableControllerG:STD_ON
Can.CanConfigSet.CanFdEnableControllerH:STD_ON
Can.CanConfigSet.CanPretendedNetworking:STD_ON
Can.CanConfigSet.CanPretendedNetworkingList:FlexCAN_A
Can.CanConfig.SwichingIsoMode:STD_ON
Can.CanConfigSet.CBTSupport:STD_ON
Can.CanConfigSet.ProtocolException:STD_ON
Can.CanConfigSet.EdgeFilter:STD_ON
# MaxFdBaudrateValue is needed due to errata e7845 on Rainier cut 2.0
Can.CanConfigSet.MaxFdBaudrateValue:8000
Can.CanConfig.MultipleInterrupts: STD_ON
Can.CanGeneral.DisableE10368: STD_ON
######################  Can_mpc5746c_mapbga256 Can module: END  #####################
######################## mpc5746c_mapbga256  Dio module ####################################
#                                                                                        #
# DioPackage               : Dio package name                                            #
# Dio.AvailablePortPins    : Describes the pins that are available on each port          #
#                            using bit masks. A 16 bit value describes each port.        #
#                            A bit value of one in the bit mask means that               #
#                            the corresponding pin from that port is available           #
#                            in the current package .                                    #
#                                                                                        #
##########################################################################################

DioPackage:Dio_mpc5746c_mapbga256
Dio.AvailablePortPinsForWrite:0xFFFF,0xF03F,0xFFFF,0x000F,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xC000,0x1C02,0x0000,0xC000,0x000F,0xFF00
Dio.AvailablePortPinsForWriteReversedBits:0xFFFF,0xFC0F,0xFFFF,0xF000,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0x0003,0x4038,0x0000,0x0003,0xF000,0x00FF
Dio.AvailablePortPinsForRead:0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xC000,0x1C02,0x0000,0xC000,0x000F,0xFF00
Dio.AvailablePortPinsForReadReversedBits:0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0xFFFF,0x0003,0x4038,0x0000,0x0003,0xF000,0x00FF

######################  mpc5746c_mapbga256 Dio module: END  ####################################################  Eth_mpc5746c_mapbga256  Eth module  ##########################
# 
# Eth.EthGeneral.MaxControllerSupport               : number of available ENET controllers
# Eth.EthGeneral.BufferDescriptorSize               : Size of BufferDescriptor in Byte
# Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList    : Support RMII on each ENET controller
# Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList    : Support MDIO on each ENET controller
# Eth.EthGeneral.GigabitSupport                     : Support Gigabit on ENET controller
#
################################################################################

Eth.EthGeneral.MaxControllerSupport:1
Eth.EthGeneral.BufferDescriptorSize:32
Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList:STD_ON
Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList:STD_ON
Eth.EthGeneral.GigabitSupport:STD_OFF
######################  Eth_mpc5746c_mapbga256  Eth module: END  #####################
###################### mpc5746c_mapbga256 Fls module ###########################
#
# Fls.Sector.Physical.List    :list of available Flash physical sectors
#
################################################################################

Fls.Sector.Physical.List:   8000_FLS_CODE_ARRAY_0_PART_0_L00,\
                            8000_FLS_CODE_ARRAY_0_PART_0_L01,\
                            8000_FLS_CODE_ARRAY_0_PART_1_L02,\
                            8000_FLS_CODE_ARRAY_0_PART_1_L03,\
                           10000_FLS_CODE_ARRAY_0_PART_0_L04,\
                           10000_FLS_CODE_ARRAY_0_PART_1_L05,\
                            4000_FLS_CODE_ARRAY_0_PART_2_M00,\
                            4000_FLS_CODE_ARRAY_0_PART_2_M01,\
                            4000_FLS_CODE_ARRAY_0_PART_2_M02,\
                            4000_FLS_CODE_ARRAY_0_PART_2_M03,\
                            4000_FLS_CODE_ARRAY_0_PART_3_M04,\
                            4000_FLS_CODE_ARRAY_0_PART_3_M05,\
                            4000_FLS_CODE_ARRAY_0_PART_3_M06,\
                            4000_FLS_CODE_ARRAY_0_PART_3_M07,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG00,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG01,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG02,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG03,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG04,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG05,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG06,\
                           40000_FLS_CODE_ARRAY_0_PART_6_LG07,\
                           40000_FLS_CODE_ARRAY_0_PART_7_LG08,\
                           40000_FLS_CODE_ARRAY_0_PART_7_LG09,\
                            4000_FLS_UTEST_ARRAY_0_PART_0_L00,\
                            4000_FLS_CODE_ARRAY_0_PART_0_SHSM00,\
                           10000_FLS_CODE_ARRAY_0_PART_0_HSM02,\
                           10000_FLS_CODE_ARRAY_0_PART_1_HSM03,\
                            4000_FLS_DATA_ARRAY_0_PART_4_HSM00,\
                            4000_FLS_DATA_ARRAY_0_PART_5_HSM01

Fls.Sector.Program.List:    8_FLS_WRITE_DOUBLE_WORD,\
                           32_FLS_WRITE_PAGE,\
                          128_FLS_WRITE_QUAD_PAGE
                          
##########################################################################################                      
#Fls.UserModeSupport : Paramater to determine platform support run FLS driver in User Mode or not
#       - true : Support running FLS driver in User Mode
#       - false: Not support running FLS driver in User Mode
#
Fls.UserModeSupport: false
Fls.SupportSynchronizeCacheFeature: false
                      
###################### mpc5746c_mapbga256 Fls module: END  ###########################################  Gpt_mpc5746c_mapbga256 Gpt module  ##########################
#
# Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel : Selects the physical GPT Channel.
#
################################################################################
Gpt.Num_eMios_Hw_Modules:2
Gpt.Num_Pit_Hw_Modules:1
Gpt.Num_Stm_Hw_Modules:2
Gpt.Num_Rtc_Hw_Modules:1
Gpt.Num_Channels_Per_Module:13,6,17,4,4,1
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_16,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_0_CH_24,EMIOS_1_CH_0,EMIOS_1_CH_8,EMIOS_1_CH_16,EMIOS_1_CH_22,EMIOS_1_CH_23,EMIOS_1_CH_24,PIT_0_CH_RTI,PIT_0_CH_0,PIT_0_CH_1,PIT_0_CH_2,PIT_0_CH_3,PIT_0_CH_4,PIT_0_CH_5,PIT_0_CH_6,PIT_0_CH_7,PIT_0_CH_8,PIT_0_CH_9,PIT_0_CH_10,PIT_0_CH_11,PIT_0_CH_12,PIT_0_CH_13,PIT_0_CH_14,PIT_0_CH_15,STM_0_CH_0,STM_0_CH_1,STM_0_CH_2,STM_0_CH_3,STM_1_CH_0,STM_1_CH_1,STM_1_CH_2,STM_1_CH_3,RTC_0_CH_0
Gpt.GptConfig.Gpt_PIT_ModuleSingleInterrupt:STD_OFF
Gpt.GptConfig.Gpt_STM_ModuleSingleInterrupt:STD_OFF
######################  Gpt_mpc5746c_mapbga256: END  ##########################################  mpc5746c_mapbga256 Icu module  ##########################
#
# Icu.IcuConfigSet.IcuChannel.IcuHwChannel : list of available ICU HW channels
#
################################################################################
Icu.Num_eMios_Hw_Modules:2
Icu.eMios_Hw_Modules:EMIOS_0,EMIOS_1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcueMiosHw:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7,CH_8,CH_9,CH_10,CH_11,CH_12,CH_13,CH_14,CH_15,CH_16,CH_17,CH_18,CH_19,CH_20,CH_21,CH_22,CH_23,CH_24,CH_25,CH_26,CH_27,CH_28,CH_29,CH_30,CH_31
Icu.eMios_Hw_MasterBuses:CH_0,CH_8,CH_16,CH_22,CH_23,CH_24
Icu.Num_Siul2_Hw_Modules:1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuSiul2Hw:IRQ_CH_0,IRQ_CH_1,IRQ_CH_2,IRQ_CH_3,IRQ_CH_4,IRQ_CH_5,IRQ_CH_6,IRQ_CH_7,IRQ_CH_8,IRQ_CH_9,IRQ_CH_10,IRQ_CH_11,IRQ_CH_12,IRQ_CH_13,IRQ_CH_14,IRQ_CH_15,IRQ_CH_16,IRQ_CH_17,IRQ_CH_18,IRQ_CH_19,IRQ_CH_20,IRQ_CH_21,IRQ_CH_22,IRQ_CH_23,IRQ_CH_24,IRQ_CH_25,IRQ_CH_26,IRQ_CH_27,IRQ_CH_28,IRQ_CH_29,IRQ_CH_30,IRQ_CH_31
Icu.Num_Wkpu_Hw_Modules:1
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuWkpuHw:WKPU_CH_0,WKPU_CH_1,WKPU_CH_2,WKPU_CH_3,WKPU_CH_4,WKPU_CH_5,WKPU_CH_6,WKPU_CH_7,WKPU_CH_8,WKPU_CH_9,WKPU_CH_10,WKPU_CH_11,WKPU_CH_12,WKPU_CH_13,WKPU_CH_14,WKPU_CH_15,WKPU_CH_16,WKPU_CH_17,WKPU_CH_18,WKPU_CH_19,WKPU_CH_20,WKPU_CH_21,WKPU_CH_22,WKPU_CH_23,WKPU_CH_24,WKPU_CH_25,WKPU_CH_26,WKPU_CH_27,WKPU_CH_28,WKPU_CH_29,WKPU_CH_30,WKPU_CH_31

Icu.IcuConfigSet.IcuChannel.IcuHwChannel:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_0_CH_24,EMIOS_0_CH_25,EMIOS_0_CH_26,EMIOS_0_CH_27,EMIOS_0_CH_28,EMIOS_0_CH_29,EMIOS_0_CH_30,EMIOS_0_CH_31,EMIOS_1_CH_0,EMIOS_1_CH_1,EMIOS_1_CH_2,EMIOS_1_CH_3,EMIOS_1_CH_4,EMIOS_1_CH_5,EMIOS_1_CH_6,EMIOS_1_CH_7,EMIOS_1_CH_8,EMIOS_1_CH_9,EMIOS_1_CH_10,EMIOS_1_CH_11,EMIOS_1_CH_12,EMIOS_1_CH_13,EMIOS_1_CH_14,EMIOS_1_CH_15,EMIOS_1_CH_16,EMIOS_1_CH_17,EMIOS_1_CH_18,EMIOS_1_CH_19,EMIOS_1_CH_20,EMIOS_1_CH_21,EMIOS_1_CH_22,EMIOS_1_CH_23,EMIOS_1_CH_24,EMIOS_1_CH_25,EMIOS_1_CH_26,EMIOS_1_CH_27,EMIOS_1_CH_28,EMIOS_1_CH_29,EMIOS_1_CH_30,EMIOS_1_CH_31,IRQ_CH_0,IRQ_CH_1,IRQ_CH_2,IRQ_CH_3,IRQ_CH_4,IRQ_CH_5,IRQ_CH_6,IRQ_CH_7,IRQ_CH_8,IRQ_CH_9,IRQ_CH_10,IRQ_CH_11,IRQ_CH_12,IRQ_CH_13,IRQ_CH_14,IRQ_CH_15,IRQ_CH_16,IRQ_CH_17,IRQ_CH_18,IRQ_CH_19,IRQ_CH_20,IRQ_CH_21,IRQ_CH_22,IRQ_CH_23,IRQ_CH_31,WKPU_CH_0,WKPU_CH_1,WKPU_CH_2,WKPU_CH_3,WKPU_CH_4,WKPU_CH_5,WKPU_CH_6,WKPU_CH_7,WKPU_CH_8,WKPU_CH_9,WKPU_CH_10,WKPU_CH_11,WKPU_CH_12,WKPU_CH_13,WKPU_CH_14,WKPU_CH_15,WKPU_CH_16,WKPU_CH_17,WKPU_CH_18,WKPU_CH_19,WKPU_CH_20,WKPU_CH_21,WKPU_CH_22,WKPU_CH_23,WKPU_CH_24,WKPU_CH_25,WKPU_CH_26,WKPU_CH_27,WKPU_CH_28,WKPU_CH_29,WKPU_CH_30,WKPU_CH_31

Icu.ChannelType.EMIOS_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_8:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_0_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_0_CH_16:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_22:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_23:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_24:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_0_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_0_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_0_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC,DMA
Icu.ChannelType.EMIOS_1_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_1_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_8:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_1_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM, DMA
Icu.ChannelType.EMIOS_1_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, IPM, IPWM
Icu.ChannelType.EMIOS_1_CH_16:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_22:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_23:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_24:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, EMIOS_BUS_INTERNAL_COUNTER, SAIC
Icu.ChannelType.EMIOS_1_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC, DMA
Icu.ChannelType.EMIOS_1_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.EMIOS_1_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP, EMIOS_BUS_A, EMIOS_BUS_DIVERSE, EMIOS_BUS_F, SAIC
Icu.ChannelType.IRQ_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.IRQ_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_24:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.WKPU_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
ICU_PULLUP_MASK:0x00000000
######################   mpc5746c_mapbga256 Icu module: END  ##########################################  mpc5746c_mapbga256 Lin module  ##########################
#
# Lin.LinGlobalConfig.LinChannel : Total Number of LINFlex Channels
# Lin.LinGlobalConfig.LinChannel.LinHwChannel : List of LinFlex channels
# LinExternalWKPUSupport : TRUE if wake up support needs to be configured
# LinExternalWKPUChannelID : External Wake up channel(s) assigned for each LIN HW channel
#
################################################################################

Lin.LinGlobalConfig.LinChannel:16
Lin.LinGlobalConfig.LinChannel.LinHwChannel:LinHWCh_0,LinHWCh_1,LinHWCh_2,LinHWCh_3,LinHWCh_4,LinHWCh_5,LinHWCh_6,LinHWCh_7,LinHWCh_8,LinHWCh_9,LinHWCh_10,LinHWCh_11,LinHWCh_12,LinHWCh_13,LinHWCh_14,LinHWCh_15
LinExternalWKPUSupport:FALSE
LinExternalWKPUChannelID:2,3

######################  mpc5746c_mapbga256 Lin module: END  ##########################################  Mcu_mpc5746c_mapbga256 Mcu module  ##########################
# Values according to ME_mode_MC[SYSCLK] field description
MCU.SystemClkSource.List:FIRC,FXOSC,PLL0_PHI0
MCU.SystemClkSource.Default:FIRC

#Values according to CGM_CLKOUT1_SC
MCU.CLKOUT1.List:FXOSC,FIRC,SXOSC_Undiv,SIRC_Undiv,RTC,LPU,Z2,FXOSC_ANALOG,FXOSC_Undiv,FIRC_Undiv,SXOSC,SIRC,CAN0_CHI,CAN0_PE,PLL0_PHI0
MCU.CLKOUT1.Default:FXOSC

#Values according to CGM_AC2_SC
MCU.AuxClock2.List:F40,EXTAL
MCU.AuxClock2.Default:F40

#Values according to CGM_AC4_SC
MCU.AuxClock4.List:F40,FXOSC
MCU.AuxClock4.Default:F40
MCU.AuxClock4.Used:false

#Values according to CGM_AC5_SC
MCU.AuxClock5.List:FIRC,FXOSC
MCU.AuxClock5.Default:FIRC

#Values according to CGM_AC6_SC
MCU.AuxClock6.List:FXOSC,FIRC,PLL0_PHI0,S160,RTC,PLL0_PHI1,SXOSC,SIRC,Z4a,HSM_CORE_CLK,S40,F40,F80,FS80
MCU.AuxClock6.Default:FIRC

#Values according to CGM_AC8_SC
MCU.AuxClock8.List:F40,FXOSC
MCU.AuxClock8.Default:F40

#Values according to CGM_AC9_SC
MCU.AuxClock9.List:FS80,FXOSC
MCU.AuxClock9.Default:FS80

#Values according to ME_mode_MC[SYSCLK]
MCU.ModeSysClk.List:FIRC,FXOSC,PLL0_PHI0,DISABLE
MCU.ModeSysClk.Default:FIRC

#List of eMIOS
MCU.eMIOS.List:EMIOS0,EMIOS1
MCU.eMIOS.State:true

MCU.PerReset.List:JTAG,CORE,SOFT,CWD,PLL0,CMU0_OLR,CMU0_FHL,FCCU_SAFE,SWT,PLL1,FL_ECC_RCC,CMU12_FHL,ST_DONE,FCCU_SOFT,FCCU_HARD,EXR,LVD12,HVD12,LVD27_VREG,LVD27_FLASH,LVD27_IO,COMP,POR
MCU.PerSource.List:PCTL0_BCTU,PCTL1_eMIOS_0,PCTL2_eMIOS_1,PCTL10_SAI0,PCTL11_SAI1,PCTL12_SAI2,PCTL15_ENET,PCTL20_CMP_0,PCTL21_CMP_1,PCTL22_CMP_2,PCTL24_ADC_0,PCTL25_ADC_1,PCTL28_FlexRay,PCTL30_IIC_0,PCTL31_IIC_1,PCTL32_IIC_2,PCTL33_IIC_3,PCTL40_DSPI_0,PCTL41_DSPI_1,PCTL42_DSPI_3,PCTL43_DSPI_4,PCTL50_LIN_0,PCTL51_LIN_1,PCTL52_LIN_2,PCTL53_LIN_3,PCTL54_LIN_4,PCTL55_LIN_5,PCTL56_LIN_6,PCTL57_LIN_7,PCTL58_LIN_8,PCTL59_LIN_9,PCTL60_LIN_10,PCTL61_LIN_11,PCTL62_LIN_12,PCTL63_LIN_13,PCTL64_LIN_14,PCTL65_LIN_15,PCTL70_FLEXCAN_0,PCTL71_FLEXCAN_1,PCTL72_FLEXCAN_2,PCTL73_FLEXCAN_3,PCTL74_FLEXCAN_4,PCTL75_FLEXCAN_5,PCTL76_FLEXCAN_6,PCTL77_FLEXCAN_7,PCTL82_JDC,PCTL83_MEMU_0,PCTL84_CRC,PCTL90_DMAMUX,PCTL91_PIT_RTI_0,PCTL93_WKPU,PCTL96_SPI0,PCTL97_SPI1,PCTL98_SPI2,PCTL99_SPI3,PCTL102_RTC_API,PCTL105_MEMU_1
MCU.PerSource.Default:PCTL0_BCTU
MCU.ResetEnable.Default:1


MCU.SRAMC:true

MCU.CMU.UNITS:1
MCU.CMU.UNITS.List:CMU0

MCU.CgmNumberOfPcs:2
MCU.CgmPcs.List:PCS_1,PCS_2
MCU.CgmNumberOfPcsRegs:6
MCU.CgmNumberOfSystemClockRegs:4
MCU.CgmNumberOfAuxClockRegs:10

MCU.CORE.COUNT:2
MCU.MultiplePRAM:false
MCU.EXPDIE.EXIST:false


#######################    TEST MODE DISABLE    ###################################
# TEST mode is not avalaible on this platform
MCU.MODE_TEST:false


#######################        ERRATA           ###################################
MCU.ERR009139.EXIST:true
MCU.ERR010609.EXIST:true


################################################################################

Mcu.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.low:1073741824
Mcu.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.high:1074266112

######################  Mcu_mpc5746c_mapbga256 Mcu module: END  ##########################################  mpc5746c_mapbga256 Mcl module  ##########################
#
# Mcl.MclConfigSet.DmaChannels             : Selects the physical DMA channel
# Mcl.MclConfigSet.DmaInstances             : Selects the physical DMA instance
# Mcl.MclConfigSet.DmaMux0.Sources         : Selects the sources of DmaMux0
# Mcl.MclConfigSet.DmaMux1.Sources         : Selects the sources of DmaMux1
# Mcl.eDMA.TransferSizeInBytes             : SSIZE and DSIZE possible values in bytes to transfer
# Mcl.eDMA.ChannelNumber                   : Number of eDma channels 
# Mcl.eDMA.ChannelNumberPerGroup           : Number of eDma channels per eDma Group
# Mcl.eDMA.ChannelNumberPerDmaInstance     : Number of eDma channels per eDma instance
# Mcl.eDMA.MaxPriorityGroupId              : The maximum group priority number needed to configure eDMA_CR group priorities
# Mcl.eDMA.PriorityGroup0Exists            : if Group0 exists in eDMA_CR configuration
# Mcl.eDMA.PriorityGroup1Exists            : if Group1 exists in eDMA_CR configuration
# Mcl.eDMA.PriorityGroup2Exists            : if Group2 exists in eDMA_CR configuration
# Mcl.eDMA.PriorityGroup3Exists            : if Group3 exists in eDMA_CR configuration

# Mcl.eDMA.CombinedErrorIsr                : Specifies if there is one error ISR for multiple DMA instances
# Mcl.eDMA.CombinedTrCompletionIsr         : Specifies if there is one combined transfer ISR for all channels within a DMA instance
# Mcl.eDMA.CombinedTrComplMixedIsr         : Specifies if inside a DMA instance some channels have the same transfer completion ISR assigned,
#                                            and other channels have their own transfer completion ISR. 
#                                           
# Mcl.eDMA.EccErrorReportingEnabled         : Specifies if there is Ecc error reporting available
# Mcl.eDMA.EnableInitDMA_DCHMID            : Specifies enable or disable initialization of DCHMID register in DMA

# Mcl.DmaMux.DmaMuxInstances               : Number of DmaMux instances 
# Mcl.DmaMux.ChannelNumberPerDmaMuxLarge   : Number of DmaMux channels for a large DmaMux instance
# Mcl.DmaMux.ChannelNumberPerDmaMuxSmall   : Number of DmaMux channels for a small DmaMux instance
# Mcl.DmaMux.NumberOfSmallDmaMuxInstances  : Number of small DmaMux instances
# Mcl.DmaMux.ChCfgAddressesLittleEndianOrder: specifies endianess of accessing to register CHCFG

# Mcl.Crossbar.CrossbarInstances    : Number of AXBS instances
# Mcl.Crossbar.CrossbarMasters      : Number of Master in AXBS interfaces
# Mcl.Crossbar.EnableInitAXBS_MGPCR : Specifies enable or disable initialization of AXBS_MGPCR register in AXBS
# Mcl.Crossbar.AXBS0.Slave          : Number of Slave port in AXBS0 interfaces
# Mcl.Crossbar.AXBS1.Slave          : Number of Slave port in AXBS1 interfaces
################################################################################

Mcl.MclConfigSet.DmaChannels:eDMA_0,eDMA_1,eDMA_2,eDMA_3,eDMA_4,eDMA_5,eDMA_6,eDMA_7,eDMA_8,eDMA_9,eDMA_10,eDMA_11,eDMA_12,eDMA_13,eDMA_14,eDMA_15,eDMA_16,eDMA_17,eDMA_18,eDMA_19,eDMA_20,eDMA_21,eDMA_22,eDMA_23,eDMA_24,eDMA_25,eDMA_26,eDMA_27,eDMA_28,eDMA_29,eDMA_30,eDMA_31
Mcl.MclConfigSet.DmaInstances:eDMA_Instance0
Mcl.MclConfigSet.DmaMux0.Sources:RESERVED_0,ADC_0,ADC_1,CMP_0,BCTU_0,FlexCAN_0,RESERVED_1,FlexCAN_2,RESERVED_2,FlexCAN_4,RESERVED_3,RESERVED_4,SPI_0_TX,SPI_0_RX,SPI_0_CMD,SPI_2_TX,SPI_2_RX,SPI_2_CMD,RESERVED_5,RESERVED_6,RESERVED_7,DSPI_0_TX,DSPI_0_RX,DSPI_0_CMD,DSPI_0_DSI,DSPI_2_TX,DSPI_2_RX,DSPI_2_CMD,DSPI_2_DSI,LIN_0_TX,LIN_0_RX,eMIOS_0_chA,eMIOS_0_chB,eMIOS_0_chC,eMIOS_0_chD,eMIOS_1_chA,eMIOS_1_chB,eMIOS_1_chC,eMIOS_1_chD,RESERVED_8,I2C_0_TX,I2C_0_RX,I2C_2_TX,I2C_2_RX,CMP_2,FLEXCAN_6,RESERVED_9,RESERVED_10,RESERVED_11,RESERVED_12,RESERVED_13,SAI_0_TX,SAI_0_RX,SAI_2_TX,SAI_2_RX,ENET_M0_Time_CH0,ENET_M0_Time_CH1,ENET_M0_Time_CH2,RESERVED_14,RESERVED_15,RESERVED_16,FCCU_DMA_request,Always_on1,Always_on2,NOT_USED 
Mcl.MclConfigSet.DmaMux1.Sources:RESERVED_0,ADC_0,ADC_1,CMP_1,BCTU_1,FlexCAN_1,RESERVED_1,FlexCAN_3,RESERVED_2,FlexCAN_5,RESERVED_3,RESERVED_4,SPI_1_TX,SPI_1_RX,SPI_1_CMD,SPI_3_TX,SPI_3_RX,SPI_3_CMD,RESERVED_5,RESERVED_6,RESERVED_7,DSPI_1_TX,DSPI_1_RX,DSPI_1_CMD,DSPI_1_DSI,DSPI_3_TX,DSPI_3_RX,DSPI_3_CMD,DSPI_3_DSI,LIN_1_TX,LIN_1_RX,eMIOS_0_chE,eMIOS_0_chF,eMIOS_0_chG,eMIOS_0_chH,eMIOS_1_chE,eMIOS_1_chF,eMIOS_1_chG,eMIOS_1_chH,I2C_1_TX,I2C_1_RX,I2C_3_TX,I2C_3_RX,FlexCAN_7,RESERVED_8,RESERVED_9,RESERVED_10,RESERVED_11,RESERVED_12,SAI_1_TX,SAI_1_RX,RESERVED_13,RESERVED_14,RESERVED_15,RESERVED_16,RESERVED_17,RESERVED_18,RESERVED_19,RESERVED_20,RESERVED_21,RESERVED_22,RESERVED_23,Always_on1,Always_on2,NOT_USED
Mcl.MclConfigSet.DmaMux2.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux3.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux4.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux5.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux6.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux7.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux8.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux9.Sources:NOT_USED
Mcl.eDMA.MaxPriorityGroupId:1
Mcl.eDMA.PriorityGroup0Exists:true
Mcl.eDMA.PriorityGroup1Exists:true
Mcl.eDMA.PriorityGroup2Exists:false
Mcl.eDMA.PriorityGroup3Exists:false

Mcl.eDMA.TransferSizeInBytes:1,2,4,8,32
Mcl.eDMA.ChannelNumber:32
Mcl.eDMA.ChannelNumberPerDmaInstance:32
Mcl.eDMA.ChannelNumberPerGroup:16
Mcl.eDMA.CombinedErrorIsr:0
Mcl.eDMA.CombinedTrCompletionIsr:0
Mcl.eDMA.CombinedTrComplMixedIsr:0
Mcl.eDMA.EccErrorReportingEnabled:1

Mcl.eDMA.EnableInitDMA_DCHMID:1
Mcl.DmaMux.DmaMuxInstances:2
Mcl.DmaMux.ChannelNumberPerDmaMuxLarge:16
Mcl.DmaMux.ChannelNumberPerDmaMuxSmall:0
Mcl.DmaMux.NumberOfSmallDmaMuxInstances:0
Mcl.DmaMux.ChCfgAddressesLittleEndianOrder:0
Mcl.DmaMux.TriggerEnableHwChannel:eDMA_0,eDMA_1

Mcl.Crossbar.CrossbarNumInstances:1
Mcl.Crossbar.PRS.IsReadOnly:0
Mcl.Crossbar.CrossbarInstances:AXBS_0
Mcl.Crossbar.CrossbarMasters:Master0,Master1,Master2,Master3,Master4,Master5,Master6,Master7
Mcl.Crossbar.AXBS0.Masters:Master0,Master1,Master2,Master3,Master4,Master5,Master6,Master7
Mcl.Crossbar.AXBS1.Masters:NaN
Mcl.Crossbar.EnableInitAXBS_MGPCR:1
Mcl.Crossbar.AXBS0.Slave:0,1,2,3,4,5,6
Mcl.Crossbar.AXBS1.Slave:NaN
Mcl.CrossbarInstance0.PRS.PRSResetValue:0x76543210
Mcl.CrossbarInstance0.CRS.CRSResetValue:0x00FF0010

Mcl.Ipv.UserMode.Available:AXBS
######################  mpc5746c_mapbga256 Mcl module: END  ###########################################  256MAPBGA Port module  ############################################
#
# This file is generated by the ResGenFSL.pl script
# PortPackage                       : Port Package
# PortMaxPinNumber                  : The last supported pin
# PortConfigSet.PortContainer.PortPin.PortPinPcrNumber    : Total number of available pins/PCRs
# PortNotAvailablePins              : List of the pins not used as GPIO
# PortOnlyInputPins                 : List of the pins used as GPI
# PortPadModeNumber                 : Number of alternative functions for a pad
# PortModeSettingsLinesNo           : Number of columns in Pad_funct_extrasettings table
# PortModeSettingsColNo             : 
# PortPin16BlocksNo                 : Number of ports (16 units length) in the platform
# PortMaxINMUXRegs                  : Number of INMUX regs
# PortUnimplementedPAD              : List of the pins not use
################################################################################################
PortCalypsoFamily                 : 3
PortPackage                       : Port_256pin_MAPBGA
PortMaxPinNumber                  : 263
PortConfigSet.PortContainer.PortPin.PortPinPcrNumber    : 196
PortNotAvailablePins              : 178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,198,199,200,201,202,203,204,205,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251 
PortOnlyInputPins                 : 20,21,22,23,24,25,48,49,50,51,52,53,54,55,56,57,58,59
PortPadModeNumber                 : 24
PortModeSettingsLinesNo           : 264
PortModeSettingsColNo             : 7
PortPin16BlocksNo                 : 17
PortMaxINMUXRegs                  : 510
PortUnimplementedPAD              : 203,204,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251
######################  256MAPBGA Port module: END  ############################################################  mpc5746c_mapbga256 Pwm module  ##########################
#
# Pwm.Num_eMios_Hw_Modules:  Number of eMios modules
# Pwm.eMios_Hw_Modules:      Names of eMios modules
# Pwm.Emios16BitsVariant:
###################################################################################

Pwm.Num_eMios_Hw_Modules:2
Pwm.eMios_Hw_Modules:eMios_0, eMios_1
Pwm.eMios_Hw_Channels: Channel_0, Channel_1, Channel_2, Channel_3, Channel_4, Channel_5, Channel_6, Channel_7, Channel_8, Channel_9, Channel_10, Channel_11, Channel_12, Channel_13, Channel_14, Channel_15, Channel_16, Channel_17, Channel_18, Channel_19, Channel_20, Channel_21, Channel_22, Channel_23, Channel_24, Channel_25, Channel_26, Channel_27, Channel_28, Channel_29, Channel_30, Channel_31
Pwm.eMios_Hw_MasterBuses:Channel_0, Channel_8, Channel_16, Channel_22, Channel_23, Channel_24
Pwm.OperationModes: PWM_MODE_OPWFMB_U32, PWM_MODE_OPWMB_U32, PWM_MODE_OPWMT_U32, PWM_MODE_OPWMCB_LEAD_DEADTIME_U32, PWM_MODE_OPWMCB_TRAIL_DEADTIME_U32, PWM_MODE_DAOC_U32
Pwm.TimerPrecision: PWM_16BIT
Pwm.HwChannel_List:EMIOS_0_CH_0,EMIOS_0_CH_1,EMIOS_0_CH_2,EMIOS_0_CH_3,EMIOS_0_CH_4,EMIOS_0_CH_5,EMIOS_0_CH_6,EMIOS_0_CH_7,EMIOS_0_CH_8,EMIOS_0_CH_9,EMIOS_0_CH_10,EMIOS_0_CH_11,EMIOS_0_CH_12,EMIOS_0_CH_13,EMIOS_0_CH_14,EMIOS_0_CH_15,EMIOS_0_CH_16,EMIOS_0_CH_17,EMIOS_0_CH_18,EMIOS_0_CH_19,EMIOS_0_CH_20,EMIOS_0_CH_21,EMIOS_0_CH_22,EMIOS_0_CH_23,EMIOS_0_CH_24,EMIOS_0_CH_25,EMIOS_0_CH_26,EMIOS_0_CH_27,EMIOS_0_CH_28,EMIOS_0_CH_29,EMIOS_0_CH_30,EMIOS_0_CH_31,EMIOS_1_CH_0,EMIOS_1_CH_1,EMIOS_1_CH_2,EMIOS_1_CH_3,EMIOS_1_CH_4,EMIOS_1_CH_5,EMIOS_1_CH_6,EMIOS_1_CH_7,EMIOS_1_CH_8,EMIOS_1_CH_9,EMIOS_1_CH_10,EMIOS_1_CH_11,EMIOS_1_CH_12,EMIOS_1_CH_13,EMIOS_1_CH_14,EMIOS_1_CH_15,EMIOS_1_CH_16,EMIOS_1_CH_17,EMIOS_1_CH_18,EMIOS_1_CH_19,EMIOS_1_CH_20,EMIOS_1_CH_21,EMIOS_1_CH_22,EMIOS_1_CH_23,EMIOS_1_CH_24,EMIOS_1_CH_25,EMIOS_1_CH_26,EMIOS_1_CH_27,EMIOS_1_CH_28,EMIOS_1_CH_29,EMIOS_1_CH_30,EMIOS_1_CH_31

######################   mpc5746c_mapbga256 Pwm module: END  ##########################################  mpc5746c_mapbga256 Spi module  ##########################
#
# Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping       : list of available DSPI
# Spi.SpiGeneral.SpiPhyUnit.TSBSupportedUnits       : the list of TSB-supported DSPIs
# Spi.SpiGeneral.SpiPhyUnit.NrCTAR                  : number of CTAR registers available for the DSPI units
# SpiDMAPresent                                     : DMA support for SPI peripheral(s)
# Spi.SpiDriver.SpiExternalDevice.SpiHwUnit         : the list of AUTOSAR comaptible pheripherals present
# SpiNumberOfUnits                                  : Number of available SPI HW units on this derivative
# SpiFifoSize                                       : TX/RX FIFO with depth of 4 entries
# SpiPCSNumber                                      : Number of peripheral chip selects
# SpiTSBSupport                                     : Support for Timed Serial Bus
# SpiITSBSupport                                    : Support for Interleaved TSB (ITSB)
# SpiITSBTimeSlotSupport                            : Support configuration Time Slot mode in ITSB
#
################################################################################

Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping:DSPI_0,DSPI_1,DSPI_2,DSPI_3,SPI_0,SPI_1,SPI_2,SPI_3
Spi.SpiGeneral.SpiPhyUnit.TSBSupportedUnits:DSPI_0,DSPI_1,DSPI_2,DSPI_3
Spi.SpiGeneral.SpiPhyUnit.NrCTAR:6,6,6,6,6,6,6,6
Spi.SpiDriver.SpiExternalDevice.SpiHwUnit:CSIB0,CSIB1,CSIB2,CSIB3,CSIB4,CSIB5,CSIB6,CSIB7
SpiDMAPresent:TRUE
SpiNumberOfUnits:8
SpiFifoSize:4
SpiPCSNumber:6
SpiTSBSupport:TRUE
SpiITSBSupport:TRUE
SpiITSBTimeSlotSupport:TRUE

######################  mpc5746c_mapbga256 Spi module: END  ##########################################  mpc5746c_mapbga256 Wdg module  ##########################
#
# Wdg.WdgInstance : list of available SWT HW instances
#
################################################################################

Wdg.WdgInstance:SWT0,SWT1

######################  mpc5746c_mapbga256 Wdg module: END  #####################