// Seed: 3237726314
module module_0 (
    output wor id_0
    , id_6,
    input tri0 id_1#(
        .id_7 (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(1 < 1),
        .id_11(1),
        .id_12(1 == 1'b0),
        .id_13(1),
        .id_14({-1{1}}),
        .id_15(1),
        .id_16(1),
        .id_17(-1),
        .id_18(1)
    ),
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4
);
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4
);
  logic [1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign #id_7 id_3 = $realtime;
  logic id_8;
  ;
endmodule
