{
  "name": "arch::iommu::fault::FaultEventRegisters::new",
  "safe": false,
  "callees": {
    "core::ptr::NonNull::<T>::add": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Adds an offset to a pointer (convenience for `.offset(count as isize)`).\n\n `count` is in units of T; e.g., a `count` of 3 represents a pointer\n offset of `3 * size_of::<T>()` bytes.\n\n # Safety\n\n If any of the following conditions are violated, the result is Undefined Behavior:\n\n * The computed offset, `count * size_of::<T>()` bytes, must not overflow `isize`.\n\n * If the computed offset is non-zero, then `self` must be derived from a pointer to some\n   [allocation], and the entire memory range between `self` and the result must be in\n   bounds of that allocation. In particular, this range must not \"wrap around\" the edge\n   of the address space.\n\n Allocations can never be larger than `isize::MAX` bytes, so if the computed offset\n stays in bounds of the allocation, it is guaranteed to satisfy the first requirement.\n This implies, for instance, that `vec.as_ptr().add(vec.len())` (for `vec: Vec<T>`) is always\n safe.\n\n [allocation]: crate::ptr#allocation\n\n # Examples\n\n ```\n use std::ptr::NonNull;\n\n let s: &str = \"123\";\n let ptr: NonNull<u8> = NonNull::new(s.as_ptr().cast_mut()).unwrap();\n\n unsafe {\n     println!(\"{}\", ptr.add(1).read() as char);\n     println!(\"{}\", ptr.add(2).read() as char);\n }\n ```\n",
      "adt": {}
    },
    "core::ptr::NonNull::<T>::cast": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Casts to a pointer of another type.\n\n # Examples\n\n ```\n use std::ptr::NonNull;\n\n let mut x = 0u32;\n let ptr = NonNull::new(&mut x as *mut _).expect(\"null pointer\");\n\n let casted_ptr = ptr.cast::<i8>();\n let raw_ptr: *mut i8 = casted_ptr.as_ptr();\n ```\n",
      "adt": {}
    },
    "volatile::VolatileRef::<'a, T>::new_read_only": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Turns the given pointer into a read-only `VolatileRef`.\n\n ## Safety\n\n - The pointer must be properly aligned.\n - It must be “dereferenceable” in the sense defined in the [`core::ptr`] documentation.\n - The pointer must point to an initialized instance of T.\n - You must enforce Rust’s aliasing rules, since the returned lifetime 'a is arbitrarily\n   chosen and does not necessarily reflect the actual lifetime of the data. In particular,\n   while this `VolatileRef` exists, the memory the pointer points to _must not get mutated_.\n",
      "adt": {}
    },
    "volatile::VolatileRef::<'a, T>::new": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Turns the given pointer into a `VolatileRef`.\n\n ## Safety\n\n - The pointer must be properly aligned.\n - It must be “dereferenceable” in the sense defined in the [`core::ptr`] documentation.\n - The pointer must point to an initialized instance of T.\n - You must enforce Rust’s aliasing rules, since the returned lifetime 'a is arbitrarily\n   chosen and does not necessarily reflect the actual lifetime of the data. In particular,\n   while this `VolatileRef` exists, the memory the pointer points to must not get accessed\n   (_read or written_) through any other pointer.\n",
      "adt": {}
    },
    "volatile::VolatileRef::<'a, T, A>::as_ptr": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Borrows this `VolatileRef` as a read-only [`VolatilePtr`].\n\n Use this method to do (partial) volatile reads of the referenced data.\n",
      "adt": {}
    },
    "volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'a, T, A>>::read": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs a volatile read of the contained value.\n\n Returns a copy of the read value. Volatile reads are guaranteed not to be optimized\n away by the compiler, but by themselves do not have atomic ordering\n guarantees. To also get atomicity, consider looking at the `Atomic` wrapper types of\n the standard/`core` library.\n\n ## Examples\n\n ```rust\n use volatile::{VolatilePtr, access};\n use core::ptr::NonNull;\n\n let value = 42;\n let pointer = unsafe {\n     VolatilePtr::new_restricted(access::ReadOnly, NonNull::from(&value))\n };\n assert_eq!(pointer.read(), 42);\n ```\n",
      "adt": {}
    },
    "arch::iommu::registers::capability::Capability::new": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Create Capability from `value`\n",
      "adt": {
        "arch::iommu::registers::capability::Capability": "Constructor"
      }
    },
    "arch::iommu::registers::capability::Capability::fault_recording_number": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Number of Fault-recording. The maximum number of fault recording registers per\n remapping hardware unit is 256.\n\n Number of fault recording registers is computed as N+1, where N is the value\n reported in this field.\n",
      "adt": {
        "arch::iommu::registers::capability::Capability": "ImmutableAsArgument"
      }
    },
    "arch::iommu::registers::capability::Capability::fault_recording_register_offset": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Fault-recording Register offset, specifies the offset of the first fault recording\n register relative to the register base address of this remapping hardware unit.\n\n If the register base address is X, and the value reported in this field\n is Y, the address for the first fault recording register is calculated as X+(16*Y).\n",
      "adt": {
        "arch::iommu::registers::capability::Capability": "ImmutableAsArgument"
      }
    },
    "alloc::vec::Vec::<T>::with_capacity": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs a new, empty `Vec<T>` with at least the specified capacity.\n\n The vector will be able to hold at least `capacity` elements without\n reallocating. This method is allowed to allocate for more elements than\n `capacity`. If `capacity` is zero, the vector will not allocate.\n\n It is important to note that although the returned vector has the\n minimum *capacity* specified, the vector will have a zero *length*. For\n an explanation of the difference between length and capacity, see\n *[Capacity and reallocation]*.\n\n If it is important to know the exact allocated capacity of a `Vec`,\n always use the [`capacity`] method after construction.\n\n For `Vec<T>` where `T` is a zero-sized type, there will be no allocation\n and the capacity will always be `usize::MAX`.\n\n [Capacity and reallocation]: #capacity-and-reallocation\n [`capacity`]: Vec::capacity\n\n # Panics\n\n Panics if the new capacity exceeds `isize::MAX` _bytes_.\n\n # Examples\n\n ```\n let mut vec = Vec::with_capacity(10);\n\n // The vector contains no items, even though it has capacity for more\n assert_eq!(vec.len(), 0);\n assert!(vec.capacity() >= 10);\n\n // These are all done without reallocating...\n for i in 0..10 {\n     vec.push(i);\n }\n assert_eq!(vec.len(), 10);\n assert!(vec.capacity() >= 10);\n\n // ...but this may make the vector reallocate\n vec.push(11);\n assert_eq!(vec.len(), 11);\n assert!(vec.capacity() >= 11);\n\n // A vector of a zero-sized type will always over-allocate, since no\n // allocation is necessary\n let vec_units = Vec::<()>::with_capacity(10);\n assert_eq!(vec_units.capacity(), usize::MAX);\n ```\n",
      "adt": {}
    },
    "core::iter::IntoIterator::into_iter": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates an iterator from a value.\n\n See the [module-level documentation] for more.\n\n [module-level documentation]: crate::iter\n\n # Examples\n\n ```\n let v = [1, 2, 3];\n let mut iter = v.into_iter();\n\n assert_eq!(Some(1), iter.next());\n assert_eq!(Some(2), iter.next());\n assert_eq!(Some(3), iter.next());\n assert_eq!(None, iter.next());\n ```\n",
      "adt": {}
    },
    "core::iter::Iterator::next": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Advances the iterator and returns the next value.\n\n Returns [`None`] when iteration is finished. Individual iterator\n implementations may choose to resume iteration, and so calling `next()`\n again may or may not eventually start returning [`Some(Item)`] again at some\n point.\n\n [`Some(Item)`]: Some\n\n # Examples\n\n ```\n let a = [1, 2, 3];\n\n let mut iter = a.into_iter();\n\n // A call to next() returns the next value...\n assert_eq!(Some(1), iter.next());\n assert_eq!(Some(2), iter.next());\n assert_eq!(Some(3), iter.next());\n\n // ... and then None once it's over.\n assert_eq!(None, iter.next());\n\n // More calls may or may not return `None`. Here, they always will.\n assert_eq!(None, iter.next());\n assert_eq!(None, iter.next());\n ```\n",
      "adt": {}
    },
    "irq::top_half::IrqLine::alloc": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Allocates an available IRQ line.\n",
      "adt": {
        "core::result::Result": "Constructor",
        "irq::top_half::IrqLine": "Constructor"
      }
    },
    "alloc::vec::Vec::<T, A>::push": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Appends an element to the back of a collection.\n\n # Panics\n\n Panics if the new capacity exceeds `isize::MAX` _bytes_.\n\n # Examples\n\n ```\n let mut vec = vec![1, 2];\n vec.push(3);\n assert_eq!(vec, [1, 2, 3]);\n ```\n\n # Time complexity\n\n Takes amortized *O*(1) time. If the vector's length would exceed its\n capacity after the push, *O*(*capacity*) time is taken to copy the\n vector's elements to a larger allocation. This expensive operation is\n offset by the *capacity* *O*(1) insertions it allows.\n",
      "adt": {}
    },
    "core::result::Result::<T, E>::unwrap": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the contained [`Ok`] value, consuming the `self` value.\n\n Because this function may panic, its use is generally discouraged.\n Panics are meant for unrecoverable errors, and\n [may abort the entire program][panic-abort].\n\n Instead, prefer to use [the `?` (try) operator][try-operator], or pattern matching\n to handle the [`Err`] case explicitly, or call [`unwrap_or`],\n [`unwrap_or_else`], or [`unwrap_or_default`].\n\n [panic-abort]: https://doc.rust-lang.org/book/ch09-01-unrecoverable-errors-with-panic.html\n [try-operator]: https://doc.rust-lang.org/book/ch09-02-recoverable-errors-with-result.html#a-shortcut-for-propagating-errors-the--operator\n [`unwrap_or`]: Result::unwrap_or\n [`unwrap_or_else`]: Result::unwrap_or_else\n [`unwrap_or_default`]: Result::unwrap_or_default\n\n # Panics\n\n Panics if the value is an [`Err`], with a panic message provided by the\n [`Err`]'s value.\n\n\n # Examples\n\n Basic usage:\n\n ```\n let x: Result<u32, &str> = Ok(2);\n assert_eq!(x.unwrap(), 2);\n ```\n\n ```should_panic\n let x: Result<u32, &str> = Err(\"emergency failure\");\n x.unwrap(); // panics with `emergency failure`\n ```\n",
      "adt": {}
    },
    "irq::top_half::IrqLine::on_active": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Registers a callback that will be invoked when the IRQ is active.\n\n For each IRQ line, multiple callbacks may be registered.\n",
      "adt": {
        "irq::top_half::IrqLine": "MutableAsArgument"
      }
    },
    "arch::iommu::fault::iommu_fault_handler": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "volatile::VolatileRef::<'a, T, A>::as_mut_ptr": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Borrows this `VolatileRef` as a mutable [`VolatilePtr`].\n\n Use this method to do (partial) volatile reads or writes of the referenced data.\n",
      "adt": {}
    },
    "irq::top_half::IrqLine::num": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Gets the IRQ number.\n",
      "adt": {
        "irq::top_half::IrqLine": "ImmutableAsArgument"
      }
    },
    "volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'a, T, A>>::write": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs a volatile write, setting the contained value to the given `value`.\n\n Volatile writes are guaranteed to not be optimized away by the compiler, but by\n themselves do not have atomic ordering guarantees. To also get atomicity, consider\n looking at the `Atomic` wrapper types of the standard/`core` library.\n\n ## Example\n\n ```rust\n use volatile::VolatilePtr;\n\n let mut value = 42;\n let volatile = unsafe { VolatilePtr::new((&mut value).into()) };\n volatile.write(50);\n\n assert_eq!(volatile.read(), 50);\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::ptr::NonNull": [
      "Plain"
    ],
    "volatile::VolatileRef": [
      "Plain",
      "Unknown([Field(0, Ty { id: 1297, kind: RigidTy(Adt(AdtDef(DefId { id: 3571, name: \"volatile::VolatileRef\" }), GenericArgs([Lifetime(Region { kind: ReErased }), Type(Ty { id: 59, kind: RigidTy(Uint(U64)) }), Type(Ty { id: 1282, kind: RigidTy(Adt(AdtDef(DefId { id: 3609, name: \"volatile::access::ReadOnly\" }), GenericArgs([]))) })]))) })])",
      "Unknown([Field(1, Ty { id: 1274, kind: RigidTy(Adt(AdtDef(DefId { id: 3571, name: \"volatile::VolatileRef\" }), GenericArgs([Lifetime(Region { kind: ReErased }), Type(Ty { id: 9, kind: RigidTy(Uint(U32)) }), Type(Ty { id: 1281, kind: RigidTy(Adt(AdtDef(DefId { id: 3610, name: \"volatile::access::ReadWrite\" }), GenericArgs([]))) })]))) })])",
      "Unknown([Field(2, Ty { id: 1274, kind: RigidTy(Adt(AdtDef(DefId { id: 3571, name: \"volatile::VolatileRef\" }), GenericArgs([Lifetime(Region { kind: ReErased }), Type(Ty { id: 9, kind: RigidTy(Uint(U32)) }), Type(Ty { id: 1281, kind: RigidTy(Adt(AdtDef(DefId { id: 3610, name: \"volatile::access::ReadWrite\" }), GenericArgs([]))) })]))) })])",
      "Unknown([Field(3, Ty { id: 1274, kind: RigidTy(Adt(AdtDef(DefId { id: 3571, name: \"volatile::VolatileRef\" }), GenericArgs([Lifetime(Region { kind: ReErased }), Type(Ty { id: 9, kind: RigidTy(Uint(U32)) }), Type(Ty { id: 1281, kind: RigidTy(Adt(AdtDef(DefId { id: 3610, name: \"volatile::access::ReadWrite\" }), GenericArgs([]))) })]))) })])",
      "Unknown([Field(4, Ty { id: 1274, kind: RigidTy(Adt(AdtDef(DefId { id: 3571, name: \"volatile::VolatileRef\" }), GenericArgs([Lifetime(Region { kind: ReErased }), Type(Ty { id: 9, kind: RigidTy(Uint(U32)) }), Type(Ty { id: 1281, kind: RigidTy(Adt(AdtDef(DefId { id: 3610, name: \"volatile::access::ReadWrite\" }), GenericArgs([]))) })]))) })])",
      "Unknown([Field(5, Ty { id: 1274, kind: RigidTy(Adt(AdtDef(DefId { id: 3571, name: \"volatile::VolatileRef\" }), GenericArgs([Lifetime(Region { kind: ReErased }), Type(Ty { id: 9, kind: RigidTy(Uint(U32)) }), Type(Ty { id: 1281, kind: RigidTy(Adt(AdtDef(DefId { id: 3610, name: \"volatile::access::ReadWrite\" }), GenericArgs([]))) })]))) })])",
      "Ref",
      "MutRef"
    ],
    "volatile::VolatilePtr": [
      "Plain"
    ],
    "arch::iommu::registers::capability::Capability": [
      "Plain",
      "Ref"
    ],
    "alloc::vec::Vec": [
      "Plain",
      "MutRef"
    ],
    "core::ops::Range": [
      "Plain",
      "MutRef"
    ],
    "core::option::Option": [
      "Plain",
      "Unknown([Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 11, kind: RigidTy(Uint(Usize)) })])"
    ],
    "core::result::Result": [
      "Plain"
    ],
    "irq::top_half::IrqLine": [
      "Plain",
      "MutRef",
      "Ref"
    ],
    "arch::iommu::fault::FaultEventRegisters": [
      "Plain"
    ]
  },
  "path": 580,
  "span": "ostd/src/arch/x86/iommu/fault.rs:42:5: 95:6",
  "src": "unsafe fn new(base_register_vaddr: NonNull<u8>) -> Self {\n        // SAFETY: The safety is upheld by the caller.\n        let (capability, status, mut control, mut data, mut address, upper_address) = unsafe {\n            let base = base_register_vaddr;\n            (\n                // capability\n                VolatileRef::new_read_only(base.add(0x08).cast::<u64>()),\n                // status\n                VolatileRef::new(base.add(0x34).cast::<u32>()),\n                // control\n                VolatileRef::new(base.add(0x38).cast::<u32>()),\n                // data\n                VolatileRef::new(base.add(0x3c).cast::<u32>()),\n                // address\n                VolatileRef::new(base.add(0x40).cast::<u32>()),\n                // upper_address\n                VolatileRef::new(base.add(0x44).cast::<u32>()),\n            )\n        };\n\n        let capability_val = Capability::new(capability.as_ptr().read());\n        let length = capability_val.fault_recording_number() as usize + 1;\n        let offset = (capability_val.fault_recording_register_offset() as usize) * 16;\n\n        // FIXME: We now trust the hardware. We should instead find a way to check that `length`\n        // and `offset` are reasonable values before proceeding.\n\n        let mut recordings = Vec::with_capacity(length);\n        for i in 0..length {\n            // SAFETY: The safety is upheld by the caller and the correctness of the capability\n            // value.\n            recordings.push(unsafe {\n                VolatileRef::new(base_register_vaddr.add(offset).add(i * 16).cast::<u128>())\n            })\n        }\n\n        let mut fault_irq = IrqLine::alloc().unwrap();\n        fault_irq.on_active(iommu_fault_handler);\n\n        // Set page fault interrupt vector and address\n        data.as_mut_ptr().write(fault_irq.num() as u32);\n        address.as_mut_ptr().write(0xFEE0_0000);\n        control.as_mut_ptr().write(0);\n\n        FaultEventRegisters {\n            status,\n            _control: control,\n            _data: data,\n            _address: address,\n            _upper_address: upper_address,\n            recordings,\n            _fault_irq: fault_irq,\n        }\n    }",
  "mir": "fn arch::iommu::fault::FaultEventRegisters::new(_1: core::ptr::NonNull<u8>) -> arch::iommu::fault::FaultEventRegisters {\n    let mut _0: arch::iommu::fault::FaultEventRegisters;\n    let  _2: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    let  _3: volatile::VolatileRef<'_, u32>;\n    let mut _4: volatile::VolatileRef<'_, u32>;\n    let mut _5: volatile::VolatileRef<'_, u32>;\n    let mut _6: volatile::VolatileRef<'_, u32>;\n    let  _7: volatile::VolatileRef<'_, u32>;\n    let mut _8: (volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>);\n    let mut _9: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    let mut _10: core::ptr::NonNull<u64>;\n    let mut _11: core::ptr::NonNull<u8>;\n    let mut _12: volatile::VolatileRef<'_, u32>;\n    let mut _13: core::ptr::NonNull<u32>;\n    let mut _14: core::ptr::NonNull<u8>;\n    let mut _15: volatile::VolatileRef<'_, u32>;\n    let mut _16: core::ptr::NonNull<u32>;\n    let mut _17: core::ptr::NonNull<u8>;\n    let mut _18: volatile::VolatileRef<'_, u32>;\n    let mut _19: core::ptr::NonNull<u32>;\n    let mut _20: core::ptr::NonNull<u8>;\n    let mut _21: volatile::VolatileRef<'_, u32>;\n    let mut _22: core::ptr::NonNull<u32>;\n    let mut _23: core::ptr::NonNull<u8>;\n    let mut _24: volatile::VolatileRef<'_, u32>;\n    let mut _25: core::ptr::NonNull<u32>;\n    let mut _26: core::ptr::NonNull<u8>;\n    let  _27: arch::iommu::registers::capability::Capability;\n    let mut _28: u64;\n    let mut _29: volatile::VolatilePtr<'_, u64, volatile::access::ReadOnly>;\n    let mut _30: &volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    let  _31: usize;\n    let mut _32: usize;\n    let mut _33: u64;\n    let mut _34: &arch::iommu::registers::capability::Capability;\n    let mut _35: (usize, bool);\n    let  _36: usize;\n    let mut _37: usize;\n    let mut _38: u64;\n    let mut _39: &arch::iommu::registers::capability::Capability;\n    let mut _40: (usize, bool);\n    let mut _41: alloc::vec::Vec<volatile::VolatileRef<'_, u128>>;\n    let mut _42: core::ops::Range<usize>;\n    let mut _43: core::ops::Range<usize>;\n    let mut _44: core::ops::Range<usize>;\n    let  _45: ();\n    let mut _46: core::option::Option<usize>;\n    let mut _47: &mut core::ops::Range<usize>;\n    let mut _48: isize;\n    let  _49: usize;\n    let mut _50: &mut alloc::vec::Vec<volatile::VolatileRef<'_, u128>>;\n    let mut _51: volatile::VolatileRef<'_, u128>;\n    let mut _52: core::ptr::NonNull<u128>;\n    let mut _53: core::ptr::NonNull<u8>;\n    let mut _54: core::ptr::NonNull<u8>;\n    let mut _55: usize;\n    let mut _56: (usize, bool);\n    let mut _57: irq::top_half::IrqLine;\n    let mut _58: core::result::Result<irq::top_half::IrqLine, error::Error>;\n    let  _59: ();\n    let mut _60: &mut irq::top_half::IrqLine;\n    let  _61: ();\n    let mut _62: volatile::VolatilePtr<'_, u32>;\n    let mut _63: &mut volatile::VolatileRef<'_, u32>;\n    let mut _64: u32;\n    let mut _65: u8;\n    let mut _66: &irq::top_half::IrqLine;\n    let  _67: ();\n    let mut _68: volatile::VolatilePtr<'_, u32>;\n    let mut _69: &mut volatile::VolatileRef<'_, u32>;\n    let  _70: ();\n    let mut _71: volatile::VolatilePtr<'_, u32>;\n    let mut _72: &mut volatile::VolatileRef<'_, u32>;\n    let mut _73: volatile::VolatileRef<'_, u32>;\n    let mut _74: volatile::VolatileRef<'_, u32>;\n    let mut _75: volatile::VolatileRef<'_, u32>;\n    let mut _76: alloc::vec::Vec<volatile::VolatileRef<'_, u128>>;\n    let mut _77: irq::top_half::IrqLine;\n    debug base_register_vaddr => _1;\n    debug capability => _2;\n    debug status => _3;\n    debug control => _4;\n    debug data => _5;\n    debug address => _6;\n    debug upper_address => _7;\n    debug base => _1;\n    debug capability_val => _27;\n    debug length => _31;\n    debug offset => _36;\n    debug recordings => _41;\n    debug iter => _44;\n    debug i => _49;\n    debug fault_irq => _57;\n    bb0: {\n        StorageLive(_8);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = core::ptr::NonNull::<u8>::add(_1, 8_usize) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _10 = core::ptr::NonNull::<u8>::cast::<u64>(move _11) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_11);\n        _9 = volatile::VolatileRef::<'_, u64>::new_read_only(move _10) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_10);\n        StorageLive(_12);\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = core::ptr::NonNull::<u8>::add(_1, 52_usize) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _13 = core::ptr::NonNull::<u8>::cast::<u32>(move _14) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_14);\n        _12 = volatile::VolatileRef::<'_, u32>::new(move _13) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_13);\n        StorageLive(_15);\n        StorageLive(_16);\n        StorageLive(_17);\n        _17 = core::ptr::NonNull::<u8>::add(_1, 56_usize) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _16 = core::ptr::NonNull::<u8>::cast::<u32>(move _17) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_17);\n        _15 = volatile::VolatileRef::<'_, u32>::new(move _16) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_16);\n        StorageLive(_18);\n        StorageLive(_19);\n        StorageLive(_20);\n        _20 = core::ptr::NonNull::<u8>::add(_1, 60_usize) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        _19 = core::ptr::NonNull::<u8>::cast::<u32>(move _20) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_20);\n        _18 = volatile::VolatileRef::<'_, u32>::new(move _19) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_19);\n        StorageLive(_21);\n        StorageLive(_22);\n        StorageLive(_23);\n        _23 = core::ptr::NonNull::<u8>::add(_1, 64_usize) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        _22 = core::ptr::NonNull::<u8>::cast::<u32>(move _23) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_23);\n        _21 = volatile::VolatileRef::<'_, u32>::new(move _22) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_22);\n        StorageLive(_24);\n        StorageLive(_25);\n        StorageLive(_26);\n        _26 = core::ptr::NonNull::<u8>::add(_1, 68_usize) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        _25 = core::ptr::NonNull::<u8>::cast::<u32>(move _26) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_26);\n        _24 = volatile::VolatileRef::<'_, u32>::new(move _25) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageDead(_25);\n        _8 = (move _9, move _12, move _15, move _18, move _21, move _24);\n        StorageDead(_24);\n        StorageDead(_21);\n        StorageDead(_18);\n        StorageDead(_15);\n        StorageDead(_12);\n        StorageDead(_9);\n        StorageLive(_2);\n        _2 = (_8.0: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>);\n        _3 = move (_8.1: volatile::VolatileRef<'_, u32>);\n        StorageLive(_4);\n        _4 = move (_8.2: volatile::VolatileRef<'_, u32>);\n        StorageLive(_5);\n        _5 = move (_8.3: volatile::VolatileRef<'_, u32>);\n        StorageLive(_6);\n        _6 = move (_8.4: volatile::VolatileRef<'_, u32>);\n        _7 = move (_8.5: volatile::VolatileRef<'_, u32>);\n        StorageDead(_8);\n        StorageLive(_27);\n        StorageLive(_28);\n        StorageLive(_29);\n        StorageLive(_30);\n        _30 = &_2;\n        _29 = volatile::VolatileRef::<'_, u64, volatile::access::ReadOnly>::as_ptr(move _30) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_30);\n        _28 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u64, volatile::access::ReadOnly>>::read(move _29) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_29);\n        _27 = arch::iommu::registers::capability::Capability::new(move _28) -> [return: bb21, unwind unreachable];\n    }\n    bb21: {\n        StorageDead(_28);\n        StorageLive(_32);\n        StorageLive(_33);\n        StorageLive(_34);\n        _34 = &_27;\n        _33 = arch::iommu::registers::capability::Capability::fault_recording_number(move _34) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageDead(_34);\n        _32 = move _33 as usize;\n        StorageDead(_33);\n        _35 = CheckedAdd(_32, 1_usize);\n        assert(!move (_35.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _32, 1_usize) -> [success: bb23, unwind unreachable];\n    }\n    bb23: {\n        _31 = move (_35.0: usize);\n        StorageDead(_32);\n        StorageLive(_37);\n        StorageLive(_38);\n        StorageLive(_39);\n        _39 = &_27;\n        _38 = arch::iommu::registers::capability::Capability::fault_recording_register_offset(move _39) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageDead(_39);\n        _37 = move _38 as usize;\n        StorageDead(_38);\n        _40 = CheckedMul(_37, 16_usize);\n        assert(!move (_40.1: bool), \"attempt to compute `{} * {}`, which would overflow\", move _37, 16_usize) -> [success: bb25, unwind unreachable];\n    }\n    bb25: {\n        _36 = move (_40.0: usize);\n        StorageDead(_37);\n        StorageLive(_41);\n        _41 = alloc::vec::Vec::<volatile::VolatileRef<'_, u128>>::with_capacity(_31) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageLive(_42);\n        StorageLive(_43);\n        _43 = Range(0_usize, _31);\n        _42 = <core::ops::Range<usize> as core::iter::IntoIterator>::into_iter(move _43) -> [return: bb27, unwind unreachable];\n    }\n    bb27: {\n        StorageDead(_43);\n        StorageLive(_44);\n        _44 = move _42;\n        goto -> bb28;\n    }\n    bb28: {\n        StorageLive(_46);\n        _47 = &mut _44;\n        _46 = <core::ops::Range<usize> as core::iter::Iterator>::next(_47) -> [return: bb29, unwind unreachable];\n    }\n    bb29: {\n        _48 = discriminant(_46);\n        switchInt(move _48) -> [0: bb32, 1: bb31, otherwise: bb30];\n    }\n    bb30: {\n        unreachable;\n    }\n    bb31: {\n        _49 = ((_46 as variant#1).0: usize);\n        StorageLive(_50);\n        _50 = &mut _41;\n        StorageLive(_51);\n        StorageLive(_52);\n        StorageLive(_53);\n        StorageLive(_54);\n        _54 = core::ptr::NonNull::<u8>::add(_1, _36) -> [return: bb33, unwind unreachable];\n    }\n    bb32: {\n        StorageDead(_46);\n        StorageDead(_44);\n        StorageDead(_42);\n        StorageLive(_57);\n        StorageLive(_58);\n        _58 = irq::top_half::IrqLine::alloc() -> [return: bb39, unwind unreachable];\n    }\n    bb33: {\n        StorageLive(_55);\n        _56 = CheckedMul(_49, 16_usize);\n        assert(!move (_56.1: bool), \"attempt to compute `{} * {}`, which would overflow\", _49, 16_usize) -> [success: bb34, unwind unreachable];\n    }\n    bb34: {\n        _55 = move (_56.0: usize);\n        _53 = core::ptr::NonNull::<u8>::add(move _54, move _55) -> [return: bb35, unwind unreachable];\n    }\n    bb35: {\n        StorageDead(_55);\n        StorageDead(_54);\n        _52 = core::ptr::NonNull::<u8>::cast::<u128>(move _53) -> [return: bb36, unwind unreachable];\n    }\n    bb36: {\n        StorageDead(_53);\n        _51 = volatile::VolatileRef::<'_, u128>::new(move _52) -> [return: bb37, unwind unreachable];\n    }\n    bb37: {\n        StorageDead(_52);\n        _45 = alloc::vec::Vec::<volatile::VolatileRef<'_, u128>>::push(move _50, move _51) -> [return: bb38, unwind unreachable];\n    }\n    bb38: {\n        StorageDead(_51);\n        StorageDead(_50);\n        StorageDead(_46);\n        goto -> bb28;\n    }\n    bb39: {\n        _57 = core::result::Result::<irq::top_half::IrqLine, error::Error>::unwrap(move _58) -> [return: bb40, unwind unreachable];\n    }\n    bb40: {\n        StorageDead(_58);\n        StorageLive(_60);\n        _60 = &mut _57;\n        _59 = irq::top_half::IrqLine::on_active::<for<'a> fn(&'a arch::trap::TrapFrame) {arch::iommu::fault::iommu_fault_handler}>(move _60, arch::iommu::fault::iommu_fault_handler) -> [return: bb41, unwind unreachable];\n    }\n    bb41: {\n        StorageDead(_60);\n        StorageLive(_62);\n        StorageLive(_63);\n        _63 = &mut _5;\n        _62 = volatile::VolatileRef::<'_, u32>::as_mut_ptr(move _63) -> [return: bb42, unwind unreachable];\n    }\n    bb42: {\n        StorageDead(_63);\n        StorageLive(_64);\n        StorageLive(_65);\n        StorageLive(_66);\n        _66 = &_57;\n        _65 = irq::top_half::IrqLine::num(move _66) -> [return: bb43, unwind unreachable];\n    }\n    bb43: {\n        StorageDead(_66);\n        _64 = move _65 as u32;\n        StorageDead(_65);\n        _61 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32>>::write(move _62, move _64) -> [return: bb44, unwind unreachable];\n    }\n    bb44: {\n        StorageDead(_64);\n        StorageDead(_62);\n        StorageLive(_68);\n        StorageLive(_69);\n        _69 = &mut _6;\n        _68 = volatile::VolatileRef::<'_, u32>::as_mut_ptr(move _69) -> [return: bb45, unwind unreachable];\n    }\n    bb45: {\n        StorageDead(_69);\n        _67 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32>>::write(move _68, 4276092928_u32) -> [return: bb46, unwind unreachable];\n    }\n    bb46: {\n        StorageDead(_68);\n        StorageLive(_71);\n        StorageLive(_72);\n        _72 = &mut _4;\n        _71 = volatile::VolatileRef::<'_, u32>::as_mut_ptr(move _72) -> [return: bb47, unwind unreachable];\n    }\n    bb47: {\n        StorageDead(_72);\n        _70 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32>>::write(move _71, 0_u32) -> [return: bb48, unwind unreachable];\n    }\n    bb48: {\n        StorageDead(_71);\n        StorageLive(_73);\n        _73 = move _4;\n        StorageLive(_74);\n        _74 = move _5;\n        StorageLive(_75);\n        _75 = move _6;\n        StorageLive(_76);\n        _76 = move _41;\n        StorageLive(_77);\n        _77 = move _57;\n        _0 = FaultEventRegisters(_3, move _73, move _74, move _75, _7, move _76, move _77);\n        StorageDead(_77);\n        StorageDead(_76);\n        StorageDead(_75);\n        StorageDead(_74);\n        StorageDead(_73);\n        StorageDead(_57);\n        StorageDead(_41);\n        StorageDead(_27);\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Creates an instance from the IOMMU base address.\n\n # Safety\n\n The caller must ensure that the base address is a valid IOMMU base address and that it has\n exclusive ownership of the IOMMU fault event registers.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}