Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\Mux4to1_drc.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\Mux4to14b_drc.vf" into library work
Parsing module <Mux4to14b>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\walk_detect.v" into library work
Parsing module <walk_detect>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\zhuanqiang_400_280.v" into library work
Parsing module <zhuanqiang_400_280>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\pacman_loading.v" into library work
Parsing module <pacman_loading>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\pacman_death_400_280.v" into library work
Parsing module <pacman_death_400_280>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\game_win.v" into library work
Parsing module <game_win>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ghost_detect.v" into library work
Parsing module <ghost_detect>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\disp_num.vf" into library work
Parsing module <DisplaySync_MUSER_disp_num>.
Parsing module <disp_num>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\Bean_Rom.v" into library work
Parsing module <Bean_Rom>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\vga_sync.v" into library work
Parsing module <VGA_Sync>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ScoreBoard.v" into library work
Parsing module <ScoreBoard>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\PS2_Control.v" into library work
Parsing module <Pacman_Control>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ps2scan.v" into library work
Parsing module <ps2scan>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\Ghost_Control.v" into library work
Parsing module <ghost_control>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ghost4_control.v" into library work
Parsing module <ghost4_control>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ghost3_control.v" into library work
Parsing module <ghost3_control>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\ghost2_control.v" into library work
Parsing module <ghost2_control>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\clk_1s.v" into library work
Parsing module <counter_1s>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\background.v" into library work
Parsing module <Object_Display>.
Analyzing Verilog file "C:\Users\CST\Desktop\Pac-Man0.78\Top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <counter_1s>.

Elaborating module <VGA_Sync>.
WARNING:HDLCompiler:1127 - "C:\Users\CST\Desktop\Pac-Man0.78\vga_sync.v" Line 49: Assignment to clk_50M ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\vga_sync.v" Line 71: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\vga_sync.v" Line 74: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ps2scan>.

Elaborating module <Pacman_Control>.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\PS2_Control.v" Line 38: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\PS2_Control.v" Line 39: Result of 14-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\PS2_Control.v" Line 40: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\PS2_Control.v" Line 41: Result of 14-bit expression is truncated to fit in 10-bit target.

Elaborating module <walk_detect>.

Elaborating module <ghost_control>.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\Ghost_Control.v" Line 39: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\Ghost_Control.v" Line 40: Result of 14-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\Ghost_Control.v" Line 41: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\Ghost_Control.v" Line 42: Result of 14-bit expression is truncated to fit in 10-bit target.

Elaborating module <ghost_detect>.

Elaborating module <ghost2_control>.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost2_control.v" Line 39: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost2_control.v" Line 40: Result of 14-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost2_control.v" Line 41: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost2_control.v" Line 42: Result of 14-bit expression is truncated to fit in 10-bit target.

Elaborating module <ghost3_control>.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost3_control.v" Line 39: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost3_control.v" Line 40: Result of 14-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost3_control.v" Line 41: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost3_control.v" Line 42: Result of 14-bit expression is truncated to fit in 10-bit target.

Elaborating module <ghost4_control>.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost4_control.v" Line 40: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost4_control.v" Line 41: Result of 14-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost4_control.v" Line 42: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\ghost4_control.v" Line 43: Result of 14-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 406: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 408: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 410: Port wea is not connected to this instance

Elaborating module <Object_Display>.

Elaborating module <zhuanqiang_400_280>.
WARNING:HDLCompiler:1499 - "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\zhuanqiang_400_280.v" Line 39: Empty module <zhuanqiang_400_280> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 114: Size mismatch in connection of port <addra>. Formal port size is 17-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 116: Assignment to bgc ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 126: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 127: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 151: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 152: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 176: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 177: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 201: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 202: Result of 10-bit expression is truncated to fit in 4-bit target.

Elaborating module <Bean_Rom>.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\Bean_Rom.v" Line 34: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\Bean_Rom.v" Line 35: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 260: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 261: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 262: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 263: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 264: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 265: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 266: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 267: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 268: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 269: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 270: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 271: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 272: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 273: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 274: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 275: Size mismatch in connection of port <bean_l>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 285: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 286: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 314: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 315: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 344: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 345: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 374: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 375: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 397: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pacman_loading>.
WARNING:HDLCompiler:1499 - "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\pacman_loading.v" Line 39: Empty module <pacman_loading> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 406: Size mismatch in connection of port <ena>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <game_win>.
WARNING:HDLCompiler:1499 - "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\game_win.v" Line 39: Empty module <game_win> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 408: Size mismatch in connection of port <addra>. Formal port size is 17-bit while actual signal size is 32-bit.

Elaborating module <pacman_death_400_280>.
WARNING:HDLCompiler:1499 - "C:\Users\CST\Desktop\Pac-Man0.78\ipcore_dir\pacman_death_400_280.v" Line 39: Empty module <pacman_death_400_280> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 410: Size mismatch in connection of port <addra>. Formal port size is 17-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 114: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 406: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 408: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\CST\Desktop\Pac-Man0.78\background.v" Line 410: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\Top.v" Line 147: Size mismatch in connection of port <p_x>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\CST\Desktop\Pac-Man0.78\Top.v" Line 148: Size mismatch in connection of port <p_y>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <ScoreBoard>.

Elaborating module <disp_num>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR3>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <DisplaySync_MUSER_disp_num>.

Elaborating module <Mux4to14b>.

Elaborating module <Mux4to1>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <clkdiv>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\Top.v".
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT<9:0>> created at line 147.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_3_OUT<9:0>> created at line 148.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <top> synthesized.

Synthesizing Unit <counter_1s>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\clk_1s.v".
    Found 1-bit register for signal <clk_1s>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_2_o_add_2_OUT> created at line 27.
    Found 32-bit comparator greater for signal <cnt[31]_GND_2_o_LessThan_2_o> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_1s> synthesized.

Synthesizing Unit <VGA_Sync>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\vga_sync.v".
        PAL = 640
        LAF = 480
        PLD = 800
        LFD = 521
        HPW = 96
        HFP = 16
        VPW = 2
        VFP = 10
    Found 1-bit register for signal <clk_25M>.
    Found 10-bit register for signal <Hcnt>.
    Found 10-bit register for signal <Vcnt>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <clk_50M_reg>.
    Found 10-bit adder for signal <Vcnt[9]_GND_3_o_add_7_OUT> created at line 71.
    Found 10-bit adder for signal <Hcnt[9]_GND_3_o_add_9_OUT> created at line 74.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <VGA_Sync> synthesized.

Synthesizing Unit <ps2scan>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\ps2scan.v".
    Found 4-bit register for signal <num>.
    Found 8-bit register for signal <temp_data>.
    Found 1-bit register for signal <ps2k_clk_r1>.
    Found 1-bit register for signal <ps2k_clk_r2>.
    Found 1-bit register for signal <key_f0>.
    Found 1-bit register for signal <ps2_state_r>.
    Found 1-bit register for signal <ps2k_clk_r0>.
    Found 8-bit register for signal <ps2_byte_r>.
    Found 8-bit register for signal <ps2_asci>.
    Found 4-bit adder for signal <num[3]_GND_4_o_add_9_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <ps2scan> synthesized.

Synthesizing Unit <Pacman_Control>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\PS2_Control.v".
    Found 10-bit register for signal <block_y_reg>.
    Found 10-bit register for signal <block_x_reg>.
    Found 10-bit subtractor for signal <block_y_reg[9]_GND_5_o_sub_9_OUT> created at line 55.
    Found 10-bit subtractor for signal <block_x_reg[9]_GND_5_o_sub_10_OUT> created at line 59.
    Found 10-bit adder for signal <block_y_reg[9]_GND_5_o_add_10_OUT> created at line 65.
    Found 10-bit adder for signal <block_x_reg[9]_GND_5_o_add_11_OUT> created at line 69.
    Found 10-bit subtractor for signal <pacman_l> created at line 25.
    Found 10-bit subtractor for signal <pacman_b> created at line 27.
    Found 4x10-bit multiplier for signal <n0023[13:0]> created at line 38.
    Found 4x10-bit multiplier for signal <n0025[13:0]> created at line 40.
    Summary:
	inferred   2 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <Pacman_Control> synthesized.

Synthesizing Unit <walk_detect>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\walk_detect.v".
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0006> created at line 34
    Found 10-bit comparator lessequal for signal <n0009> created at line 34
    Found 32-bit comparator lessequal for signal <n0012> created at line 34
    Found 32-bit comparator lessequal for signal <n0015> created at line 34
    Found 10-bit comparator lessequal for signal <n0024> created at line 40
    Found 10-bit comparator lessequal for signal <n0027> created at line 40
    Found 32-bit comparator lessequal for signal <n0030> created at line 40
    Found 32-bit comparator lessequal for signal <n0033> created at line 40
    Found 10-bit comparator lessequal for signal <n0041> created at line 48
    Found 10-bit comparator lessequal for signal <n0044> created at line 48
    Found 10-bit comparator lessequal for signal <n0071> created at line 68
    Found 32-bit comparator lessequal for signal <n0075> created at line 68
    Found 10-bit comparator lessequal for signal <n0085> created at line 74
    Found 32-bit comparator lessequal for signal <n0089> created at line 74
    Found 10-bit comparator lessequal for signal <n0109> created at line 93
    Found 10-bit comparator lessequal for signal <n0112> created at line 93
    Found 10-bit comparator lessequal for signal <n0126> created at line 109
    Found 10-bit comparator lessequal for signal <n0129> created at line 109
    Found 10-bit comparator lessequal for signal <n0138> created at line 117
    Found 10-bit comparator lessequal for signal <n0141> created at line 117
    Found 10-bit comparator lessequal for signal <n0186> created at line 171
    Found 10-bit comparator lessequal for signal <n0188> created at line 171
    Found 32-bit comparator lessequal for signal <n0192> created at line 171
    Found 32-bit comparator lessequal for signal <n0194> created at line 171
    Found 10-bit comparator lessequal for signal <n0203> created at line 177
    Found 10-bit comparator lessequal for signal <n0224> created at line 201
    Found 32-bit comparator lessequal for signal <n0228> created at line 201
    Found 10-bit comparator lessequal for signal <n0253> created at line 229
    Found 10-bit comparator lessequal for signal <n0256> created at line 229
    Found 10-bit comparator lessequal for signal <n0263> created at line 232
    Found 10-bit comparator lessequal for signal <n0272> created at line 240
    Found 10-bit comparator lessequal for signal <n0319> created at line 290
    Found 10-bit comparator lessequal for signal <n0322> created at line 290
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Latch(s).
	inferred  33 Comparator(s).
	inferred 383 Multiplexer(s).
Unit <walk_detect> synthesized.

Synthesizing Unit <ghost_control>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\Ghost_Control.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <ghost_y> equivalent to <ghost_y_reg> has been removed
    Register <ghost_x> equivalent to <ghost_x_reg> has been removed
    Found 10-bit register for signal <ghost_x_reg>.
    Found 10-bit register for signal <ghost_y_reg>.
    Found 10-bit subtractor for signal <ghost_y_reg[9]_PacManPosition_y[9]_sub_391_OUT> created at line 614.
    Found 10-bit subtractor for signal <PacManPosition_x[9]_ghost_x_reg[9]_sub_400_OUT> created at line 628.
    Found 10-bit subtractor for signal <PacManPosition_y[9]_ghost_y_reg[9]_sub_405_OUT> created at line 635.
    Found 10-bit subtractor for signal <ghost_x_reg[9]_PacManPosition_x[9]_sub_406_OUT> created at line 635.
    Found 10-bit subtractor for signal <ghost_y[9]_GND_13_o_sub_432_OUT> created at line 663.
    Found 10-bit subtractor for signal <ghost_x[9]_GND_13_o_sub_433_OUT> created at line 668.
    Found 10-bit adder for signal <ghost_y[9]_GND_13_o_add_433_OUT> created at line 675.
    Found 10-bit adder for signal <ghost_x[9]_GND_13_o_add_434_OUT> created at line 680.
    Found 10-bit subtractor for signal <GhostPosition_x> created at line 25.
    Found 10-bit subtractor for signal <GhostPosition_y> created at line 26.
    Found 4x10-bit multiplier for signal <n0244[13:0]> created at line 39.
    Found 4x10-bit multiplier for signal <n0245[13:0]> created at line 41.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_ghost_x_reg[9]_Mux_426_o> created at line 56.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<3>> created at line 54.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<2>> created at line 54.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<1>> created at line 54.
    Found 1-bit 16-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<0>> created at line 54.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_y[9]_LessThan_301_o> created at line 492
    Found 10-bit comparator equal for signal <ghost_x_reg[9]_PacManPosition_x[9]_equal_367_o> created at line 579
    Found 10-bit comparator equal for signal <ghost_y_reg[9]_PacManPosition_y[9]_equal_371_o> created at line 587
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_ghost_x_reg[9]_LessThan_377_o> created at line 593
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_ghost_y_reg[9]_LessThan_382_o> created at line 600
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_x[9]_LessThan_387_o> created at line 607
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_y_reg[9]_LessThan_388_o> created at line 612
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_y_reg[9]_LessThan_392_o> created at line 614
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_PacManPosition_x[9]_LessThan_397_o> created at line 621
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_x[9]_LessThan_399_o> created at line 627
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_PacManPosition_y[9]_LessThan_402_o> created at line 628
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_y[9]_LessThan_274_o> created at line 633
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_x_reg[9]_LessThan_404_o> created at line 634
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_x_reg[9]_LessThan_407_o> created at line 635
    Summary:
	inferred   2 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  14 Comparator(s).
	inferred 218 Multiplexer(s).
Unit <ghost_control> synthesized.

Synthesizing Unit <ghost_detect>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\ghost_detect.v".
    Found 11-bit subtractor for signal <GND_14_o_GND_14_o_sub_3_OUT> created at line 33.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <valid<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0006> created at line 36
    Found 10-bit comparator lessequal for signal <n0009> created at line 36
    Found 32-bit comparator lessequal for signal <n0012> created at line 36
    Found 32-bit comparator lessequal for signal <n0015> created at line 36
    Found 10-bit comparator lessequal for signal <n0024> created at line 42
    Found 10-bit comparator lessequal for signal <n0027> created at line 42
    Found 32-bit comparator lessequal for signal <n0030> created at line 42
    Found 32-bit comparator lessequal for signal <n0033> created at line 42
    Found 10-bit comparator lessequal for signal <n0041> created at line 50
    Found 10-bit comparator lessequal for signal <n0044> created at line 50
    Found 10-bit comparator lessequal for signal <n0071> created at line 70
    Found 32-bit comparator lessequal for signal <n0075> created at line 70
    Found 10-bit comparator lessequal for signal <n0085> created at line 76
    Found 32-bit comparator lessequal for signal <n0089> created at line 76
    Found 10-bit comparator lessequal for signal <n0109> created at line 95
    Found 10-bit comparator lessequal for signal <n0112> created at line 95
    Found 10-bit comparator lessequal for signal <n0126> created at line 111
    Found 10-bit comparator lessequal for signal <n0129> created at line 111
    Found 10-bit comparator lessequal for signal <n0138> created at line 119
    Found 10-bit comparator lessequal for signal <n0141> created at line 119
    Found 10-bit comparator lessequal for signal <n0186> created at line 173
    Found 10-bit comparator lessequal for signal <n0188> created at line 173
    Found 32-bit comparator lessequal for signal <n0192> created at line 173
    Found 32-bit comparator lessequal for signal <n0194> created at line 173
    Found 10-bit comparator lessequal for signal <n0203> created at line 179
    Found 10-bit comparator lessequal for signal <n0224> created at line 203
    Found 32-bit comparator lessequal for signal <n0228> created at line 203
    Found 10-bit comparator lessequal for signal <n0253> created at line 231
    Found 10-bit comparator lessequal for signal <n0256> created at line 231
    Found 10-bit comparator lessequal for signal <n0263> created at line 234
    Found 10-bit comparator lessequal for signal <n0272> created at line 242
    Found 10-bit comparator lessequal for signal <n0319> created at line 292
    Found 10-bit comparator lessequal for signal <n0322> created at line 292
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Latch(s).
	inferred  33 Comparator(s).
	inferred 383 Multiplexer(s).
Unit <ghost_detect> synthesized.

Synthesizing Unit <ghost2_control>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\ghost2_control.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <ghost_x> equivalent to <ghost_x_reg> has been removed
    Register <ghost_y> equivalent to <ghost_y_reg> has been removed
    Found 10-bit register for signal <ghost_x_reg>.
    Found 10-bit register for signal <ghost_y_reg>.
    Found 10-bit subtractor for signal <ghost_y_reg[9]_PacManPosition_y[9]_sub_391_OUT> created at line 611.
    Found 10-bit subtractor for signal <PacManPosition_x[9]_ghost_x_reg[9]_sub_400_OUT> created at line 625.
    Found 10-bit subtractor for signal <PacManPosition_y[9]_ghost_y_reg[9]_sub_405_OUT> created at line 632.
    Found 10-bit subtractor for signal <ghost_x_reg[9]_PacManPosition_x[9]_sub_406_OUT> created at line 632.
    Found 10-bit subtractor for signal <ghost_y[9]_GND_23_o_sub_432_OUT> created at line 660.
    Found 10-bit subtractor for signal <ghost_x[9]_GND_23_o_sub_433_OUT> created at line 665.
    Found 10-bit adder for signal <ghost_y[9]_GND_23_o_add_433_OUT> created at line 672.
    Found 10-bit adder for signal <ghost_x[9]_GND_23_o_add_434_OUT> created at line 677.
    Found 10-bit subtractor for signal <GhostPosition_x> created at line 25.
    Found 10-bit subtractor for signal <GhostPosition_y> created at line 26.
    Found 4x10-bit multiplier for signal <n0244[13:0]> created at line 39.
    Found 4x10-bit multiplier for signal <n0245[13:0]> created at line 41.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_ghost_x_reg[9]_Mux_426_o> created at line 53.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<3>> created at line 51.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<2>> created at line 51.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<1>> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<0>> created at line 51.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_y[9]_LessThan_301_o> created at line 489
    Found 10-bit comparator equal for signal <ghost_x_reg[9]_PacManPosition_x[9]_equal_367_o> created at line 576
    Found 10-bit comparator equal for signal <ghost_y_reg[9]_PacManPosition_y[9]_equal_371_o> created at line 584
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_ghost_x_reg[9]_LessThan_377_o> created at line 590
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_ghost_y_reg[9]_LessThan_382_o> created at line 597
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_x[9]_LessThan_387_o> created at line 604
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_y_reg[9]_LessThan_388_o> created at line 609
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_y_reg[9]_LessThan_392_o> created at line 611
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_PacManPosition_x[9]_LessThan_397_o> created at line 618
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_x[9]_LessThan_399_o> created at line 624
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_PacManPosition_y[9]_LessThan_402_o> created at line 625
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_y[9]_LessThan_274_o> created at line 630
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_x_reg[9]_LessThan_404_o> created at line 631
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_x_reg[9]_LessThan_407_o> created at line 632
    Summary:
	inferred   2 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  14 Comparator(s).
	inferred 218 Multiplexer(s).
Unit <ghost2_control> synthesized.

Synthesizing Unit <ghost3_control>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\ghost3_control.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <ghost_x> equivalent to <ghost_x_reg> has been removed
    Register <ghost_y> equivalent to <ghost_y_reg> has been removed
    Found 10-bit register for signal <ghost_x_reg>.
    Found 10-bit register for signal <ghost_y_reg>.
    Found 10-bit subtractor for signal <ghost_y_reg[9]_PacManPosition_y[9]_sub_391_OUT> created at line 610.
    Found 10-bit subtractor for signal <PacManPosition_x[9]_ghost_x_reg[9]_sub_400_OUT> created at line 624.
    Found 10-bit subtractor for signal <PacManPosition_y[9]_ghost_y_reg[9]_sub_405_OUT> created at line 631.
    Found 10-bit subtractor for signal <ghost_x_reg[9]_PacManPosition_x[9]_sub_406_OUT> created at line 631.
    Found 10-bit subtractor for signal <ghost_y[9]_GND_28_o_sub_432_OUT> created at line 659.
    Found 10-bit subtractor for signal <ghost_x[9]_GND_28_o_sub_433_OUT> created at line 664.
    Found 10-bit adder for signal <ghost_y[9]_GND_28_o_add_433_OUT> created at line 671.
    Found 10-bit adder for signal <ghost_x[9]_GND_28_o_add_434_OUT> created at line 676.
    Found 10-bit subtractor for signal <GhostPosition_x> created at line 25.
    Found 10-bit subtractor for signal <GhostPosition_y> created at line 26.
    Found 4x10-bit multiplier for signal <n0244[13:0]> created at line 39.
    Found 4x10-bit multiplier for signal <n0245[13:0]> created at line 41.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_ghost_x_reg[9]_Mux_426_o> created at line 52.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<3>> created at line 50.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<2>> created at line 50.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<1>> created at line 50.
    Found 1-bit 16-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<0>> created at line 50.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_y[9]_LessThan_301_o> created at line 488
    Found 10-bit comparator equal for signal <ghost_x_reg[9]_PacManPosition_x[9]_equal_367_o> created at line 575
    Found 10-bit comparator equal for signal <ghost_y_reg[9]_PacManPosition_y[9]_equal_371_o> created at line 583
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_ghost_x_reg[9]_LessThan_377_o> created at line 589
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_ghost_y_reg[9]_LessThan_382_o> created at line 596
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_x[9]_LessThan_387_o> created at line 603
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_y_reg[9]_LessThan_388_o> created at line 608
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_y_reg[9]_LessThan_392_o> created at line 610
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_PacManPosition_x[9]_LessThan_397_o> created at line 617
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_x[9]_LessThan_399_o> created at line 623
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_PacManPosition_y[9]_LessThan_402_o> created at line 624
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_y[9]_LessThan_274_o> created at line 629
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_x_reg[9]_LessThan_404_o> created at line 630
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_x_reg[9]_LessThan_407_o> created at line 631
    Summary:
	inferred   2 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  14 Comparator(s).
	inferred 218 Multiplexer(s).
Unit <ghost3_control> synthesized.

Synthesizing Unit <ghost4_control>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\ghost4_control.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <ghost_x> equivalent to <ghost_x_reg> has been removed
    Register <ghost_y> equivalent to <ghost_y_reg> has been removed
    Found 10-bit register for signal <ghost_x_reg>.
    Found 10-bit register for signal <ghost_y_reg>.
    Found 10-bit subtractor for signal <ghost_y_reg[9]_PacManPosition_y[9]_sub_391_OUT> created at line 612.
    Found 10-bit subtractor for signal <PacManPosition_x[9]_ghost_x_reg[9]_sub_400_OUT> created at line 626.
    Found 10-bit subtractor for signal <PacManPosition_y[9]_ghost_y_reg[9]_sub_405_OUT> created at line 633.
    Found 10-bit subtractor for signal <ghost_x_reg[9]_PacManPosition_x[9]_sub_406_OUT> created at line 633.
    Found 10-bit subtractor for signal <ghost_y[9]_GND_33_o_sub_432_OUT> created at line 661.
    Found 10-bit subtractor for signal <ghost_x[9]_GND_33_o_sub_433_OUT> created at line 666.
    Found 10-bit adder for signal <ghost_y[9]_GND_33_o_add_433_OUT> created at line 673.
    Found 10-bit adder for signal <ghost_x[9]_GND_33_o_add_434_OUT> created at line 678.
    Found 10-bit subtractor for signal <GhostPosition_x> created at line 25.
    Found 10-bit subtractor for signal <GhostPosition_y> created at line 26.
    Found 4x10-bit multiplier for signal <n0244[13:0]> created at line 40.
    Found 4x10-bit multiplier for signal <n0245[13:0]> created at line 42.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_ghost_x_reg[9]_Mux_426_o> created at line 54.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<3>> created at line 52.
    Found 1-bit 13-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<2>> created at line 52.
    Found 1-bit 15-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<1>> created at line 52.
    Found 1-bit 16-to-1 multiplexer for signal <validDirection[3]_BlinkyDirection[3]_wide_mux_424_OUT<0>> created at line 52.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BlinkyDirection<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_y[9]_LessThan_301_o> created at line 490
    Found 10-bit comparator equal for signal <ghost_x_reg[9]_PacManPosition_x[9]_equal_367_o> created at line 577
    Found 10-bit comparator equal for signal <ghost_y_reg[9]_PacManPosition_y[9]_equal_371_o> created at line 585
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_ghost_x_reg[9]_LessThan_377_o> created at line 591
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_ghost_y_reg[9]_LessThan_382_o> created at line 598
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_x[9]_LessThan_387_o> created at line 605
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_y_reg[9]_LessThan_388_o> created at line 610
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_y_reg[9]_LessThan_392_o> created at line 612
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_PacManPosition_x[9]_LessThan_397_o> created at line 619
    Found 10-bit comparator greater for signal <ghost_x_reg[9]_PacManPosition_x[9]_LessThan_399_o> created at line 625
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_PacManPosition_y[9]_LessThan_402_o> created at line 626
    Found 10-bit comparator greater for signal <ghost_y_reg[9]_PacManPosition_y[9]_LessThan_274_o> created at line 631
    Found 10-bit comparator greater for signal <PacManPosition_x[9]_ghost_x_reg[9]_LessThan_404_o> created at line 632
    Found 10-bit comparator greater for signal <PacManPosition_y[9]_ghost_x_reg[9]_LessThan_407_o> created at line 633
    Summary:
	inferred   2 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  14 Comparator(s).
	inferred 218 Multiplexer(s).
Unit <ghost4_control> synthesized.

Synthesizing Unit <Object_Display>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\background.v".
        wall_1_l = 20
        wall_1_r = 180
        wall_1_t = 260
        wall_1_b = 240
        wall_2_l = 20
        wall_2_r = 90
        wall_2_t = 230
        wall_2_b = 180
        wall_3_l = 100
        wall_3_r = 120
        wall_3_t = 240
        wall_3_b = 210
        wall_4_l = 190
        wall_4_r = 200
        wall_4_t = 260
        wall_4_b = 230
        wall_5_l = 130
        wall_5_r = 200
        wall_5_t = 230
        wall_5_b = 210
        wall_6_l = 100
        wall_6_r = 180
        wall_6_t = 200
        wall_6_b = 180
        wall_7_l = 10
        wall_7_r = 90
        wall_7_t = 170
        wall_7_b = 80
        wall_8_l = 100
        wall_8_r = 120
        wall_8_t = 170
        wall_8_b = 130
        wall_9_l = 190
        wall_9_r = 200
        wall_9_t = 200
        wall_9_b = 170
        wall_10_l = 130
        wall_10_r = 200
        wall_10_t = 170
        wall_10_b = 160
        wall_11_l = 130
        wall_11_r = 200
        wall_11_t = 150
        wall_11_b = 140
        wall_12_l = 130
        wall_12_r = 140
        wall_12_t = 140
        wall_12_b = 120
        wall_13_l = 130
        wall_13_r = 190
        wall_13_t = 120
        wall_13_b = 110
        wall_14_l = 100
        wall_14_r = 120
        wall_14_t = 120
        wall_14_b = 60
        wall_15_l = 120
        wall_15_r = 180
        wall_15_t = 100
        wall_15_b = 90
        wall_16_l = 20
        wall_16_r = 90
        wall_16_t = 70
        wall_16_b = 60
        wall_17_l = 130
        wall_17_r = 200
        wall_17_t = 80
        wall_17_b = 60
        wall_18_l = 190
        wall_18_r = 200
        wall_18_t = 100
        wall_18_b = 80
        wall_19_l = 20
        wall_19_r = 90
        wall_19_t = 50
        wall_19_b = 20
        wall_20_l = 100
        wall_20_r = 180
        wall_20_t = 50
        wall_20_b = 20
        wall_21_l = 190
        wall_21_r = 200
        wall_21_t = 50
        wall_21_b = 10
        bean1_l = 10
        bean1_b = 10
        bean2_l = 380
        bean2_b = 10
        bean3_l = 10
        bean3_b = 260
        bean4_l = 380
        bean4_b = 260
        bean5_l = 90
        bean5_b = 50
        bean6_l = 300
        bean6_b = 50
        bean7_l = 90
        bean7_b = 230
        bean8_l = 300
        bean8_b = 230
        bean9_l = 120
        bean9_b = 100
        bean10_l = 270
        bean10_b = 100
        bean11_l = 110
        bean11_b = 260
        bean12_l = 280
        bean12_b = 260
        bean13_l = 110
        bean13_b = 10
        bean14_l = 280
        bean14_b = 10
        bean15_l = 140
        bean15_b = 130
        bean16_l = 250
        bean16_b = 130
        fake_bean_l = 20
        fake_bean_b = 10
WARNING:Xst:647 - Input <ps2_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit subtractor for signal <GND_38_o_GND_38_o_sub_6_OUT> created at line 86.
    Found 11-bit subtractor for signal <GND_38_o_GND_38_o_sub_178_OUT> created at line 114.
    Found 32-bit adder for signal <n0814> created at line 114.
    Found 2-bit adder for signal <n0915[1:0]> created at line 433.
    Found 3-bit adder for signal <n0918[2:0]> created at line 433.
    Found 4-bit adder for signal <n0921[3:0]> created at line 433.
    Found 5-bit adder for signal <n0924[4:0]> created at line 433.
    Found 6-bit adder for signal <n0927[5:0]> created at line 433.
    Found 7-bit adder for signal <n0930[6:0]> created at line 433.
    Found 8-bit adder for signal <n0933[7:0]> created at line 433.
    Found 9-bit adder for signal <n0936[8:0]> created at line 433.
    Found 10-bit adder for signal <n0939[9:0]> created at line 433.
    Found 11-bit adder for signal <n0942[10:0]> created at line 433.
    Found 12-bit adder for signal <n0945[11:0]> created at line 433.
    Found 13-bit adder for signal <n0948[12:0]> created at line 433.
    Found 14-bit adder for signal <n0951[13:0]> created at line 433.
    Found 15-bit adder for signal <n0954[14:0]> created at line 433.
    Found 16-bit adder for signal <score> created at line 433.
    Found 4-bit subtractor for signal <rom_addr> created at line 123.
    Found 4-bit subtractor for signal <pacman_up_col> created at line 148.
    Found 4-bit subtractor for signal <ghost_addr> created at line 280.
    Found 4-bit subtractor for signal <ghost_col> created at line 280.
    Found 4-bit subtractor for signal <ghost2_addr> created at line 309.
    Found 4-bit subtractor for signal <ghost2_col> created at line 309.
    Found 4-bit subtractor for signal <ghost3_addr> created at line 339.
    Found 4-bit subtractor for signal <ghost3_col> created at line 339.
    Found 4-bit subtractor for signal <ghost4_addr> created at line 369.
    Found 4-bit subtractor for signal <ghost4_col> created at line 369.
    Found 9x32-bit multiplier for signal <n0813> created at line 114.
WARNING:Xst:737 - Found 1-bit latch for signal <rom_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rom_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rom_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rom_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_up_data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_up_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_up_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_up_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_right_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_down_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_down_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pacman_down_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost2_data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost2_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost2_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost2_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost2_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost2_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost3_data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost3_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost3_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost3_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost3_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost3_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost4_data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost4_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost4_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost4_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost4_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ghost4_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd_pacman_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gamewin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gameover>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rom_data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <direc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eaten<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gameloading>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0001> created at line 86
    Found 10-bit comparator lessequal for signal <n0003> created at line 86
    Found 10-bit comparator lessequal for signal <n0006> created at line 86
    Found 10-bit comparator lessequal for signal <n0008> created at line 86
    Found 32-bit comparator lessequal for signal <n0012> created at line 86
    Found 32-bit comparator lessequal for signal <n0014> created at line 86
    Found 10-bit comparator lessequal for signal <n0019> created at line 87
    Found 10-bit comparator lessequal for signal <n0021> created at line 87
    Found 10-bit comparator lessequal for signal <n0024> created at line 87
    Found 32-bit comparator lessequal for signal <n0027> created at line 87
    Found 10-bit comparator lessequal for signal <n0033> created at line 88
    Found 10-bit comparator lessequal for signal <n0035> created at line 88
    Found 10-bit comparator lessequal for signal <n0038> created at line 88
    Found 10-bit comparator lessequal for signal <n0040> created at line 88
    Found 32-bit comparator lessequal for signal <n0043> created at line 88
    Found 32-bit comparator lessequal for signal <n0045> created at line 88
    Found 10-bit comparator lessequal for signal <n0051> created at line 89
    Found 10-bit comparator lessequal for signal <n0054> created at line 89
    Found 10-bit comparator lessequal for signal <n0056> created at line 89
    Found 32-bit comparator lessequal for signal <n0059> created at line 89
    Found 32-bit comparator lessequal for signal <n0061> created at line 89
    Found 10-bit comparator lessequal for signal <n0068> created at line 90
    Found 32-bit comparator lessequal for signal <n0071> created at line 90
    Found 10-bit comparator lessequal for signal <n0077> created at line 91
    Found 10-bit comparator lessequal for signal <n0085> created at line 92
    Found 10-bit comparator lessequal for signal <n0087> created at line 92
    Found 10-bit comparator lessequal for signal <n0090> created at line 92
    Found 32-bit comparator lessequal for signal <n0093> created at line 92
    Found 10-bit comparator lessequal for signal <n0099> created at line 93
    Found 10-bit comparator lessequal for signal <n0104> created at line 94
    Found 10-bit comparator lessequal for signal <n0109> created at line 95
    Found 10-bit comparator lessequal for signal <n0114> created at line 96
    Found 10-bit comparator lessequal for signal <n0116> created at line 96
    Found 10-bit comparator lessequal for signal <n0121> created at line 97
    Found 10-bit comparator lessequal for signal <n0123> created at line 97
    Found 10-bit comparator lessequal for signal <n0126> created at line 97
    Found 32-bit comparator lessequal for signal <n0129> created at line 97
    Found 10-bit comparator lessequal for signal <n0135> created at line 98
    Found 10-bit comparator lessequal for signal <n0137> created at line 98
    Found 10-bit comparator lessequal for signal <n0140> created at line 98
    Found 32-bit comparator lessequal for signal <n0143> created at line 98
    Found 10-bit comparator lessequal for signal <n0149> created at line 99
    Found 10-bit comparator lessequal for signal <n0154> created at line 100
    Found 10-bit comparator lessequal for signal <n0156> created at line 100
    Found 10-bit comparator lessequal for signal <n0159> created at line 100
    Found 32-bit comparator lessequal for signal <n0162> created at line 100
    Found 10-bit comparator lessequal for signal <n0168> created at line 101
    Found 10-bit comparator lessequal for signal <n0173> created at line 102
    Found 10-bit comparator lessequal for signal <n0181> created at line 104
    Found 10-bit comparator lessequal for signal <n0183> created at line 104
    Found 10-bit comparator lessequal for signal <n0190> created at line 106
    Found 10-bit comparator lessequal for signal <n0195> created at line 107
    Found 10-bit comparator lessequal for signal <n0197> created at line 107
    Found 10-bit comparator lessequal for signal <n0199> created at line 107
    Found 10-bit comparator lessequal for signal <n0203> created at line 107
    Found 10-bit comparator lessequal for signal <n0206> created at line 107
    Found 10-bit comparator lessequal for signal <n0208> created at line 107
    Found 10-bit comparator greater for signal <pacman_l[9]_p_x[9]_LessThan_183_o> created at line 118
    Found 10-bit comparator greater for signal <p_x[9]_pacman_r[9]_LessThan_184_o> created at line 118
    Found 10-bit comparator greater for signal <pacman_b[9]_p_y[9]_LessThan_185_o> created at line 118
    Found 10-bit comparator greater for signal <p_y[9]_pacman_t[9]_LessThan_186_o> created at line 118
    Found 10-bit comparator lessequal for signal <n0322> created at line 283
    Found 10-bit comparator lessequal for signal <n0324> created at line 283
    Found 10-bit comparator lessequal for signal <n0327> created at line 283
    Found 10-bit comparator lessequal for signal <n0330> created at line 283
    Found 10-bit comparator lessequal for signal <n0355> created at line 312
    Found 10-bit comparator lessequal for signal <n0357> created at line 312
    Found 10-bit comparator lessequal for signal <n0360> created at line 312
    Found 10-bit comparator lessequal for signal <n0363> created at line 312
    Found 10-bit comparator lessequal for signal <n0388> created at line 342
    Found 10-bit comparator lessequal for signal <n0390> created at line 342
    Found 10-bit comparator lessequal for signal <n0393> created at line 342
    Found 10-bit comparator lessequal for signal <n0396> created at line 342
    Found 10-bit comparator lessequal for signal <n0421> created at line 372
    Found 10-bit comparator lessequal for signal <n0423> created at line 372
    Found 10-bit comparator lessequal for signal <n0426> created at line 372
    Found 10-bit comparator lessequal for signal <n0429> created at line 372
    Found 10-bit comparator equal for signal <pacman_l[9]_ghost_x_l[9]_equal_476_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_t[9]_ghost_y_b[9]_equal_477_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_l[9]_ghost2_x_l[9]_equal_478_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_t[9]_ghost2_y_b[9]_equal_479_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_l[9]_ghost3_x_l[9]_equal_480_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_t[9]_ghost3_y_b[9]_equal_481_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_l[9]_ghost4_x_l[9]_equal_482_o> created at line 459
    Found 10-bit comparator equal for signal <pacman_t[9]_ghost4_y_b[9]_equal_483_o> created at line 459
    Summary:
	inferred   1 Multiplier(s).
	inferred  28 Adder/Subtractor(s).
	inferred  66 Latch(s).
	inferred  85 Comparator(s).
	inferred 122 Multiplexer(s).
Unit <Object_Display> synthesized.

Synthesizing Unit <Bean_Rom>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\Bean_Rom.v".
    Found 11-bit adder for signal <n0038> created at line 33.
    Found 11-bit adder for signal <n0040> created at line 33.
    Found 4-bit subtractor for signal <bean_addr> created at line 30.
    Found 4-bit subtractor for signal <bean_col> created at line 30.
WARNING:Xst:737 - Found 1-bit latch for signal <bean_data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bean_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bean_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bean_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <bean_l[9]_p_x[9]_LessThan_1_o> created at line 33
    Found 11-bit comparator greater for signal <GND_81_o_BUS_0001_LessThan_3_o> created at line 33
    Found 10-bit comparator greater for signal <bean_b[9]_p_y[9]_LessThan_4_o> created at line 33
    Found 11-bit comparator greater for signal <GND_81_o_BUS_0002_LessThan_6_o> created at line 33
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Latch(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Bean_Rom> synthesized.

Synthesizing Unit <ScoreBoard>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\ScoreBoard.v".
    Summary:
	no macro.
Unit <ScoreBoard> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <DisplaySync_MUSER_disp_num>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\disp_num.vf".
    Summary:
	no macro.
Unit <DisplaySync_MUSER_disp_num> synthesized.

Synthesizing Unit <Mux4to14b>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\Mux4to14b_drc.vf".
    Summary:
	no macro.
Unit <Mux4to14b> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\Mux4to1_drc.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\CST\Desktop\Pac-Man0.78\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_180_o_add_0_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 11
 10x4-bit multiplier                                   : 10
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 150
 10-bit adder                                          : 13
 10-bit subtractor                                     : 38
 11-bit adder                                          : 33
 11-bit subtractor                                     : 7
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 2
 4-bit subtractor                                      : 42
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 28
 1-bit register                                        : 10
 10-bit register                                       : 12
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 166
 1-bit latch                                           : 166
# Comparators                                          : 371
 10-bit comparator equal                               : 16
 10-bit comparator greater                             : 84
 10-bit comparator lessequal                           : 181
 11-bit comparator greater                             : 32
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 57
# Multiplexers                                         : 3014
 1-bit 13-to-1 multiplexer                             : 8
 1-bit 15-to-1 multiplexer                             : 8
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 2875
 10-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 94
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/zhuanqiang_400_280.ngc>.
Reading core <ipcore_dir/pacman_loading.ngc>.
Reading core <ipcore_dir/game_win.ngc>.
Reading core <ipcore_dir/pacman_death_400_280.ngc>.
Loading core <zhuanqiang_400_280> for timing and area information for instance <ip1>.
Loading core <pacman_loading> for timing and area information for instance <ip2>.
Loading core <game_win> for timing and area information for instance <ip3>.
Loading core <pacman_death_400_280> for timing and area information for instance <ip4>.
INFO:Xst:2261 - The FF/Latch <ps2_asci_5> in Unit <m2> is equivalent to the following FF/Latch, which will be removed : <ps2_asci_7> 
WARNING:Xst:1710 - FF/Latch <pacman_up_data_9> (without init value) has a constant value of 0 in block <m8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bean_data_8> (without init value) has a constant value of 0 in block <b1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Object_Display>.
	The following adders/subtractors are grouped into adder tree <Madd_score_Madd1> :
 	<Madd_n0915[1:0]> in block <Object_Display>, 	<Madd_n0921[3:0]_Madd> in block <Object_Display>, 	<Madd_n0927[5:0]_Madd> in block <Object_Display>, 	<Madd_n0933[7:0]_Madd> in block <Object_Display>, 	<Madd_n0939[9:0]_Madd> in block <Object_Display>, 	<Madd_n0945[11:0]_Madd> in block <Object_Display>, 	<Madd_n0951[13:0]_Madd> in block <Object_Display>, 	<Madd_score_Madd> in block <Object_Display>.
Unit <Object_Display> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Sync>.
The following registers are absorbed into counter <Hcnt>: 1 register on signal <Hcnt>.
The following registers are absorbed into counter <Vcnt>: 1 register on signal <Vcnt>.
Unit <VGA_Sync> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <counter_1s>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter_1s> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 11
 10x4-bit multiplier                                   : 10
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 131
 10-bit adder                                          : 10
 10-bit subtractor                                     : 38
 11-bit adder                                          : 32
 11-bit subtractor                                     : 7
 17-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 42
# Adder Trees                                          : 1
 16-bit / 9-inputs adder tree                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 2
# Registers                                            : 138
 Flip-Flops                                            : 138
# Comparators                                          : 371
 10-bit comparator equal                               : 16
 10-bit comparator greater                             : 84
 10-bit comparator lessequal                           : 181
 11-bit comparator greater                             : 32
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 57
# Multiplexers                                         : 3014
 1-bit 13-to-1 multiplexer                             : 8
 1-bit 15-to-1 multiplexer                             : 8
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 2875
 10-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 94
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <m8/b1/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b2/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b3/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b4/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b5/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b6/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b7/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b8/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b9/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b10/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b11/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b12/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b13/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b14/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b15/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/b16/bean_data_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m8/pacman_up_data_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ps2_asci_5> in Unit <ps2scan> is equivalent to the following FF/Latch, which will be removed : <ps2_asci_7> 
WARNING:Xst:2677 - Node <m8/Mmult_n08131> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <m9/d0/XLXI_7/clkdiv_31> of sequential type is unconnected in block <top>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    m8/eaten_16 in unit <top>
    m8/gameloading in unit <top>
    valid_0 in unit <ghost_detect>
    valid_1 in unit <ghost_detect>
    valid_3 in unit <ghost_detect>
    valid_2 in unit <ghost_detect>
    valid_0 in unit <walk_detect>
    valid_1 in unit <walk_detect>
    valid_3 in unit <walk_detect>
    valid_2 in unit <walk_detect>


Optimizing unit <Mux4to14b> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <m8/b16/bean_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <m8/b15/bean_data_5> <m8/b6/bean_data_5> <m8/b5/bean_data_5> 
INFO:Xst:2261 - The FF/Latch <m8/b8/bean_data_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <m8/b7/bean_data_6> 
INFO:Xst:2261 - The FF/Latch <m8/b16/bean_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <m8/b15/bean_data_7> <m8/b6/bean_data_7> <m8/b5/bean_data_7> 
INFO:Xst:2261 - The FF/Latch <m8/b14/bean_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <m8/b13/bean_data_6> <m8/b2/bean_data_6> <m8/b1/bean_data_6> 
INFO:Xst:2261 - The FF/Latch <m8/b12/bean_data_7> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <m8/b11/bean_data_7> <m8/b10/bean_data_7> <m8/b9/bean_data_7> <m8/b4/bean_data_7> <m8/b3/bean_data_7> 
INFO:Xst:2261 - The FF/Latch <m8/b8/bean_data_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <m8/b7/bean_data_7> 
INFO:Xst:2261 - The FF/Latch <m8/b16/bean_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <m8/b15/bean_data_6> <m8/b6/bean_data_6> <m8/b5/bean_data_6> 
INFO:Xst:2261 - The FF/Latch <m8/b14/bean_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <m8/b13/bean_data_7> <m8/b2/bean_data_7> <m8/b1/bean_data_7> 
INFO:Xst:2261 - The FF/Latch <m8/b12/bean_data_5> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <m8/b11/bean_data_5> <m8/b10/bean_data_5> <m8/b9/bean_data_5> <m8/b4/bean_data_5> <m8/b3/bean_data_5> 
INFO:Xst:2261 - The FF/Latch <m8/b8/bean_data_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <m8/b7/bean_data_5> 
INFO:Xst:2261 - The FF/Latch <m8/b12/bean_data_6> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <m8/b11/bean_data_6> <m8/b10/bean_data_6> <m8/b9/bean_data_6> <m8/b4/bean_data_6> <m8/b3/bean_data_6> 
INFO:Xst:2261 - The FF/Latch <m8/b14/bean_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <m8/b13/bean_data_5> <m8/b2/bean_data_5> <m8/b1/bean_data_5> 

Optimizing unit <VGA_Sync> ...

Optimizing unit <ps2scan> ...
WARNING:Xst:1426 - The value init of the FF/Latch ps2_asci_6 hinder the constant cleaning in the block ps2scan.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch ps2_asci_6 hinder the constant cleaning in the block ps2scan.
   You should achieve better results by setting this init to 1.

Optimizing unit <walk_detect> ...

Optimizing unit <ghost_detect> ...
WARNING:Xst:1710 - FF/Latch <m0/cnt_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m0/cnt_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m0/cnt_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m0/cnt_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m0/cnt_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m0/cnt_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <m9/d0/XLXI_7/clkdiv_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <m1/clk_50M_reg> 
INFO:Xst:2261 - The FF/Latch <m8/direc_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <m8/direc_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.
FlipFlop m1/Vcnt_0 has been replicated 1 time(s)
FlipFlop m1/Vcnt_1 has been replicated 1 time(s)
FlipFlop m1/Vcnt_2 has been replicated 1 time(s)
FlipFlop m1/Vcnt_3 has been replicated 2 time(s)
FlipFlop m1/Vcnt_4 has been replicated 1 time(s)
FlipFlop m1/Vcnt_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5295
#      AND2                        : 57
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 5
#      INV                         : 35
#      LUT1                        : 67
#      LUT2                        : 435
#      LUT3                        : 292
#      LUT4                        : 823
#      LUT5                        : 836
#      LUT6                        : 1781
#      MUXCY                       : 573
#      MUXF7                       : 14
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 14
#      VCC                         : 5
#      XORCY                       : 328
# FlipFlops/Latches                : 344
#      FD                          : 107
#      FDC                         : 3
#      FDC_1                       : 17
#      FDCE                        : 14
#      FDE                         : 33
#      FDP_1                       : 3
#      FDR                         : 38
#      FDRE                        : 17
#      LD                          : 87
#      LDC                         : 20
#      LDCE_1                      : 1
#      LDP                         : 4
# RAMS                             : 156
#      RAMB18E1                    : 8
#      RAMB36E1                    : 148
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 4
#      OBUF                        : 35
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             344  out of  202800     0%  
 Number of Slice LUTs:                 4269  out of  101400     4%  
    Number used as Logic:              4269  out of  101400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4342
   Number with an unused Flip Flop:    3998  out of   4342    92%  
   Number with an unused LUT:            73  out of   4342     1%  
   Number of fully used LUT-FF pairs:   271  out of   4342     6%  
   Number of unique control sets:        60

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    400    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              152  out of    325    46%  
    Number using Block RAM only:        152
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  
 Number of DSP48E1s:                      1  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                                          | Clock buffer(FF name)         | Load  |
------------------------------------------------------------------------------------------------------+-------------------------------+-------+
m8/_n1100<2>(m8/_n1100<2>1:O)                                                                         | NONE(*)(m8/pacman_down_data_7)| 12    |
m8/_n1168<1>(m8/_n1168<1>1:O)                                                                         | NONE(*)(m8/ghost4_data_5)     | 6     |
m8/_n1151<1>(m8/_n1151<1>1:O)                                                                         | NONE(*)(m8/ghost3_data_5)     | 6     |
m8/_n1134<1>(m8/_n1134<1>1:O)                                                                         | NONE(*)(m8/ghost2_data_5)     | 6     |
m8/_n1117<1>(m8/_n1117<1>1:O)                                                                         | NONE(*)(m8/ghost_data_6)      | 6     |
m8/_n1083(m8/out1:O)                                                                                  | NONE(*)(m8/rd_pacman_on)      | 1     |
m8/eaten[16]_GND_38_o_AND_2254_o(m8/eaten[16]_GND_38_o_AND_2254_o:O)                                  | NONE(*)(m8/eaten_0)           | 1     |
m8/pacman_l[9]_pacman_l[9]_OR_2456_o(m8/pacman_l[9]_pacman_l[9]_OR_2456_o36:O)                        | NONE(*)(m8/gameover)          | 1     |
m8/GND_38_o_GND_38_o_equal_473_o(m8/GND_38_o_GND_38_o_equal_473_o<15>3:O)                             | NONE(*)(m8/gamewin)           | 1     |
m8/eaten[16]_eaten[0]_AND_2423_o(m8/eaten[16]_eaten[0]_AND_2423_o1:O)                                 | NONE(*)(m8/eaten_3)           | 1     |
m8/eaten[16]_eaten[0]_AND_2428_o(m8/eaten[16]_eaten[0]_AND_2428_o1:O)                                 | NONE(*)(m8/eaten_1)           | 1     |
m8/eaten[16]_eaten[0]_AND_2426_o(m8/eaten[16]_eaten[0]_AND_2426_o1:O)                                 | NONE(*)(m8/eaten_2)           | 1     |
m8/eaten[16]_eaten[0]_AND_2408_o(m8/eaten[16]_eaten[0]_AND_2408_o1:O)                                 | NONE(*)(m8/eaten_6)           | 1     |
m8/eaten[16]_eaten[0]_AND_2419_o(m8/eaten[16]_eaten[0]_AND_2419_o1:O)                                 | NONE(*)(m8/eaten_4)           | 1     |
m8/eaten[16]_eaten[0]_AND_2414_o(m8/eaten[16]_eaten[0]_AND_2414_o1:O)                                 | NONE(*)(m8/eaten_5)           | 1     |
m8/eaten[16]_eaten[0]_AND_2384_o(m8/eaten[16]_eaten[0]_AND_2384_o1:O)                                 | NONE(*)(m8/eaten_9)           | 1     |
m8/eaten[16]_eaten[0]_AND_2401_o(m8/eaten[16]_eaten[0]_AND_2401_o1:O)                                 | NONE(*)(m8/eaten_7)           | 1     |
m8/eaten[16]_eaten[0]_AND_2393_o(m8/eaten[16]_eaten[0]_AND_2393_o1:O)                                 | NONE(*)(m8/eaten_8)           | 1     |
m8/eaten[16]_eaten[0]_AND_2351_o(m8/eaten[16]_eaten[0]_AND_2351_o1:O)                                 | NONE(*)(m8/eaten_12)          | 1     |
m8/eaten[16]_eaten[0]_AND_2374_o(m8/eaten[16]_eaten[0]_AND_2374_o1:O)                                 | NONE(*)(m8/eaten_10)          | 1     |
m8/eaten[16]_eaten[0]_AND_2363_o(m8/eaten[16]_eaten[0]_AND_2363_o1:O)                                 | NONE(*)(m8/eaten_11)          | 1     |
m8/eaten[16]_eaten[0]_AND_2309_o(m8/eaten[16]_eaten[0]_AND_2309_o3:O)                                 | NONE(*)(m8/eaten_15)          | 1     |
m8/eaten[16]_eaten[0]_AND_2338_o(m8/eaten[16]_eaten[0]_AND_2338_o1:O)                                 | NONE(*)(m8/eaten_13)          | 1     |
m8/eaten[16]_eaten[0]_AND_2324_o(m8/eaten[16]_eaten[0]_AND_2324_o:O)                                  | NONE(*)(m8/eaten_14)          | 1     |
m8/b15/_n0064<0>(m8/b15/_n0064<0>1:O)                                                                 | NONE(*)(m8/b16/bean_data_5)   | 3     |
m8/b1/_n0064<0>(m8/b1/_n0064<0>1:O)                                                                   | NONE(*)(m8/b14/bean_data_6)   | 3     |
m8/b10/_n0064<0>(m8/b10/_n0064<0>1:O)                                                                 | NONE(*)(m8/b12/bean_data_5)   | 3     |
m8/b7/_n0064<0>(m8/b7/_n0064<0>1:O)                                                                   | NONE(*)(m8/b8/bean_data_5)    | 3     |
m2/ps2_state_r                                                                                        | BUFG                          | 20    |
m0/clk_1s                                                                                             | BUFG                          | 80    |
m3/n0015(m3/n00151:O)                                                                                 | NONE(*)(m8/direc_6)           | 7     |
m4/validDirection[3]_ghost_x_reg[9]_Mux_426_o(m4/Mmux_validDirection[3]_ghost_x_reg[9]_Mux_426_o316:O)| NONE(*)(m4/BlinkyDirection_3) | 4     |
m5/validDirection[3]_ghost_x_reg[9]_Mux_426_o(m5/Mmux_validDirection[3]_ghost_x_reg[9]_Mux_426_o316:O)| NONE(*)(m5/BlinkyDirection_1) | 4     |
m6/validDirection[3]_ghost_x_reg[9]_Mux_426_o(m6/Mmux_validDirection[3]_ghost_x_reg[9]_Mux_426_o316:O)| NONE(*)(m6/BlinkyDirection_0) | 4     |
m7/validDirection[3]_ghost_x_reg[9]_Mux_426_o(m7/Mmux_validDirection[3]_ghost_x_reg[9]_Mux_426_o316:O)| NONE(*)(m7/BlinkyDirection_3) | 4     |
clk                                                                                                   | BUFGP                         | 78    |
m1/clk_25M                                                                                            | BUFG                          | 209   |
m9/d0/XLXI_7/clkdiv_0                                                                                 | NONE(m1/clk_25M)              | 1     |
m8/gameloading_G(m8/gameloading_G:O)                                                                  | NONE(*)(m8/gameloading)       | 1     |
m8/eaten_16_G(m8/eaten_16_G:O)                                                                        | NONE(*)(m8/eaten_16)          | 1     |
m3/m4/GND_7_o_GND_7_o_OR_201_o(m3/m4/GND_7_o_GND_7_o_OR_201_o7:O)                                     | NONE(*)(m3/m4/valid_0)        | 4     |
m7/m5/GND_14_o_GND_14_o_OR_651_o(m7/m5/GND_14_o_GND_14_o_OR_651_o7:O)                                 | NONE(*)(m7/m5/valid_0)        | 4     |
m6/m5/GND_14_o_GND_14_o_OR_651_o(m6/m5/GND_14_o_GND_14_o_OR_651_o7:O)                                 | NONE(*)(m6/m5/valid_0)        | 4     |
m5/m5/GND_14_o_GND_14_o_OR_651_o(m5/m5/GND_14_o_GND_14_o_OR_651_o7:O)                                 | NONE(*)(m5/m5/valid_0)        | 4     |
m4/m5/GND_14_o_GND_14_o_OR_651_o(m4/m5/GND_14_o_GND_14_o_OR_651_o7:O)                                 | NONE(*)(m4/m5/valid_0)        | 4     |
------------------------------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 40 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                  | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
m8/ip1/N1(m8/ip1/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 68    |
m8/ip2/N1(m8/ip2/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 68    |
m8/ip3/N1(m8/ip3/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 68    |
m8/ip4/N1(m8/ip4/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 68    |
m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelata_tmp(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelata_tmp(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelata_tmp(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelata_tmp(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelata_tmp(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelata_tmp(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelata_tmp(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelata_tmp(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/cascadelatb_tmp(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(m8/ip4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.391ns (Maximum Frequency: 106.486MHz)
   Minimum input arrival time before clock: 1.434ns
   Maximum output required time after clock: 9.702ns
   Maximum combinational path delay: 1.908ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm8/eaten[16]_GND_38_o_AND_2254_o'
  Clock period: 1.846ns (frequency: 541.712MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.846ns (Levels of Logic = 1)
  Source:            m8/eaten_0 (LATCH)
  Destination:       m8/eaten_0 (LATCH)
  Source Clock:      m8/eaten[16]_GND_38_o_AND_2254_o rising
  Destination Clock: m8/eaten[16]_GND_38_o_AND_2254_o rising

  Data Path: m8/eaten_0 to m8/eaten_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           6   0.396   0.758  m8/eaten_0 (m8/eaten_0)
     LUT6:I1->O            7   0.053   0.439  m8/eaten[0]_GND_38_o_AND_2256_o1 (m8/eaten[0]_GND_38_o_AND_2256_o)
     LDCE_1:GE                 0.200          m8/eaten_0
    ----------------------------------------
    Total                      1.846ns (0.649ns logic, 1.197ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/ps2_state_r'
  Clock period: 3.136ns (frequency: 318.924MHz)
  Total number of paths / destination ports: 259 / 20
-------------------------------------------------------------------------
Delay:               3.136ns (Levels of Logic = 5)
  Source:            m3/block_y_reg_2 (FF)
  Destination:       m3/block_y_reg_9 (FF)
  Source Clock:      m2/ps2_state_r falling
  Destination Clock: m2/ps2_state_r falling

  Data Path: m3/block_y_reg_2 to m3/block_y_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           96   0.289   0.802  m3/block_y_reg_2 (m3/block_y_reg_2)
     LUT4:I0->O            4   0.053   0.433  m3/Madd_block_y_reg[9]_GND_5_o_add_10_OUT_cy<2>11 (m3/Madd_block_y_reg[9]_GND_5_o_add_10_OUT_cy<2>)
     LUT6:I5->O            3   0.053   0.753  m3/Madd_block_y_reg[9]_GND_5_o_add_10_OUT_cy<7>11 (m3/Madd_block_y_reg[9]_GND_5_o_add_10_OUT_cy<7>)
     LUT6:I0->O            2   0.053   0.419  m3/ps2_byte[7]_block_y_reg[9]_select_18_OUT<8>11 (m3/ps2_byte[7]_block_y_reg[9]_select_18_OUT<8>1)
     LUT5:I4->O            1   0.053   0.000  m3/ps2_byte[7]_block_y_reg[9]_select_18_OUT<9>4_G (N527)
     MUXF7:I1->O           1   0.217   0.000  m3/ps2_byte[7]_block_y_reg[9]_select_18_OUT<9>4 (m3/ps2_byte[7]_block_y_reg[9]_select_18_OUT<9>)
     FDC_1:D                   0.011          m3/block_y_reg_9
    ----------------------------------------
    Total                      3.136ns (0.729ns logic, 2.407ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/clk_1s'
  Clock period: 3.303ns (frequency: 302.780MHz)
  Total number of paths / destination ports: 1144 / 80
-------------------------------------------------------------------------
Delay:               3.303ns (Levels of Logic = 4)
  Source:            m6/ghost_y_reg_0 (FF)
  Destination:       m6/ghost_y_reg_9 (FF)
  Source Clock:      m0/clk_1s rising
  Destination Clock: m0/clk_1s rising

  Data Path: m6/ghost_y_reg_0 to m6/ghost_y_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              74   0.282   0.887  m6/ghost_y_reg_0 (m6/ghost_y_reg_0)
     LUT5:I0->O            6   0.053   0.635  m6/Msub_ghost_y[9]_GND_28_o_sub_432_OUT_cy<3>11 (m6/Msub_ghost_y[9]_GND_28_o_sub_432_OUT_cy<3>)
     LUT5:I2->O            2   0.053   0.641  m6/Msub_ghost_y[9]_GND_28_o_sub_432_OUT_cy<7>11 (m6/Msub_ghost_y[9]_GND_28_o_sub_432_OUT_cy<7>)
     LUT6:I2->O            1   0.053   0.635  m6/Mmux_BlinkyDirection[3]_GND_28_o_mux_445_OUT101 (m6/Mmux_BlinkyDirection[3]_GND_28_o_mux_445_OUT10)
     LUT6:I2->O            1   0.053   0.000  m6/Mmux_BlinkyDirection[3]_GND_28_o_mux_445_OUT102 (m6/BlinkyDirection[3]_GND_28_o_mux_445_OUT<9>)
     FD:D                      0.011          m6/ghost_y_reg_9
    ----------------------------------------
    Total                      3.303ns (0.505ns logic, 2.798ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.806ns (frequency: 356.379MHz)
  Total number of paths / destination ports: 1712 / 125
-------------------------------------------------------------------------
Delay:               2.806ns (Levels of Logic = 3)
  Source:            m2/temp_data_6 (FF)
  Destination:       m2/key_f0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m2/temp_data_6 to m2/key_f0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.622  m2/temp_data_6 (m2/temp_data_6)
     LUT3:I0->O            1   0.053   0.725  m2/GND_4_o_PWR_4_o_MUX_110_o<7>_SW0 (N329)
     LUT6:I1->O            2   0.053   0.419  m2/GND_4_o_PWR_4_o_MUX_110_o<7> (m2/GND_4_o_PWR_4_o_MUX_110_o)
     LUT4:I3->O            1   0.053   0.399  m2/_n0128_inv2 (m2/_n0128_inv)
     FDCE:CE                   0.200          m2/key_f0
    ----------------------------------------
    Total                      2.806ns (0.641ns logic, 2.165ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/clk_25M'
  Clock period: 9.391ns (frequency: 106.486MHz)
  Total number of paths / destination ports: 1080473 / 207
-------------------------------------------------------------------------
Delay:               9.391ns (Levels of Logic = 20)
  Source:            m1/Vcnt_6 (FF)
  Destination:       m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      m1/clk_25M rising
  Destination Clock: m1/clk_25M rising

  Data Path: m1/Vcnt_6 to m8/ip2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.282   0.855  m1/Vcnt_6 (m1/Vcnt_6)
     LUT6:I1->O           43   0.053   0.790  Msub_GND_1_o_GND_1_o_sub_3_OUT<9:0>_xor<7>11 (GND_1_o_GND_1_o_sub_3_OUT<7>)
     LUT6:I2->O            7   0.053   0.439  m8/Msub_GND_38_o_GND_38_o_sub_178_OUT_xor<10>11 (m8/GND_38_o_GND_38_o_sub_178_OUT<10>)
     DSP48E1:A10->P0       1   3.255   0.413  m8/Mmult_n0813 (m8/n0813<0>)
     LUT2:I1->O            1   0.053   0.000  m8/Madd_n0814_Madd_lut<0> (m8/Madd_n0814_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m8/Madd_n0814_Madd_cy<0> (m8/Madd_n0814_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<1> (m8/Madd_n0814_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<2> (m8/Madd_n0814_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<3> (m8/Madd_n0814_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<4> (m8/Madd_n0814_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<5> (m8/Madd_n0814_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<6> (m8/Madd_n0814_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<7> (m8/Madd_n0814_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<8> (m8/Madd_n0814_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<9> (m8/Madd_n0814_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m8/Madd_n0814_Madd_cy<10> (m8/Madd_n0814_Madd_cy<10>)
     XORCY:CI->O         162   0.320   0.666  m8/Madd_n0814_Madd_xor<11> (m8/n0814<11>)
     begin scope: 'm8/ip2:addra<11>'
     LUT2:I0->O            1   0.053   0.413  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<54>1_SW0 (N2)
     LUT6:I5->O            2   0.053   0.419  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<54>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<54>)
     LUT6:I5->O            2   0.053   0.405  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out4 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena)
     RAMB18E1:ENARDEN          0.375          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.391ns (4.991ns logic, 4.400ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm9/d0/XLXI_7/clkdiv_0'
  Clock period: 1.158ns (frequency: 863.558MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.158ns (Levels of Logic = 1)
  Source:            m1/clk_25M (FF)
  Destination:       m1/clk_25M (FF)
  Source Clock:      m9/d0/XLXI_7/clkdiv_0 rising
  Destination Clock: m9/d0/XLXI_7/clkdiv_0 rising

  Data Path: m1/clk_25M to m1/clk_25M
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  m1/clk_25M (m1/clk_25M)
     INV:I->O              1   0.067   0.399  m1/clk_25M_INV_3_o1_INV_0 (m1/clk_25M_INV_3_o)
     FD:D                      0.011          m1/clk_25M
    ----------------------------------------
    Total                      1.158ns (0.360ns logic, 0.798ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm8/eaten_16_G'
  Clock period: 1.660ns (frequency: 602.410MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.660ns (Levels of Logic = 2)
  Source:            m8/eaten_16 (LATCH)
  Destination:       m8/eaten_16 (LATCH)
  Source Clock:      m8/eaten_16_G falling
  Destination Clock: m8/eaten_16_G falling

  Data Path: m8/eaten_16 to m8/eaten_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.413  m8/eaten_16 (m8/eaten_16)
     LUT6:I5->O            5   0.053   0.752  m8/eaten[16]_GND_38_o_AND_2254_o_SW1 (N496)
     LUT5:I0->O            1   0.053   0.000  m8/eaten_16_D (m8/eaten_16_D)
     LD:D                     -0.021          m8/eaten_16
    ----------------------------------------
    Total                      1.660ns (0.495ns logic, 1.165ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_GND_38_o_AND_2254_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_0 (LATCH)
  Destination Clock: m8/eaten[16]_GND_38_o_AND_2254_o rising

  Data Path: rst to m8/eaten_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDCE_1:CLR                0.325          m8/eaten_0
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/pacman_l[9]_pacman_l[9]_OR_2456_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/gameover (LATCH)
  Destination Clock: m8/pacman_l[9]_pacman_l[9]_OR_2456_o falling

  Data Path: rst to m8/gameover
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/gameover
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/GND_38_o_GND_38_o_equal_473_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/gamewin (LATCH)
  Destination Clock: m8/GND_38_o_GND_38_o_equal_473_o falling

  Data Path: rst to m8/gamewin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/gamewin
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2423_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_3 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2423_o falling

  Data Path: rst to m8/eaten_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_3
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2428_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_1 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2428_o falling

  Data Path: rst to m8/eaten_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_1
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2426_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_2 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2426_o falling

  Data Path: rst to m8/eaten_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_2
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2408_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_6 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2408_o falling

  Data Path: rst to m8/eaten_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_6
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2419_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_4 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2419_o falling

  Data Path: rst to m8/eaten_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_4
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2414_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_5 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2414_o falling

  Data Path: rst to m8/eaten_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_5
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2384_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_9 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2384_o falling

  Data Path: rst to m8/eaten_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_9
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2401_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_7 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2401_o falling

  Data Path: rst to m8/eaten_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_7
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2393_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_8 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2393_o falling

  Data Path: rst to m8/eaten_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_8
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2351_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_12 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2351_o falling

  Data Path: rst to m8/eaten_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_12
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2374_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_10 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2374_o falling

  Data Path: rst to m8/eaten_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_10
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2363_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_11 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2363_o falling

  Data Path: rst to m8/eaten_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_11
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2309_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_15 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2309_o falling

  Data Path: rst to m8/eaten_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_15
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2338_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_13 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2338_o falling

  Data Path: rst to m8/eaten_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_13
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten[16]_eaten[0]_AND_2324_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/eaten_14 (LATCH)
  Destination Clock: m8/eaten[16]_eaten[0]_AND_2324_o falling

  Data Path: rst to m8/eaten_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.325          m8/eaten_14
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm2/ps2_state_r'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m3/block_x_reg_0 (FF)
  Destination Clock: m2/ps2_state_r falling

  Data Path: rst to m3/block_x_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     FDC_1:CLR                 0.325          m3/block_x_reg_0
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/clk_1s'
  Total number of paths / destination ports: 101 / 80
-------------------------------------------------------------------------
Offset:              1.434ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       m7/ghost_y_reg_4 (FF)
  Destination Clock: m0/clk_1s rising

  Data Path: rst to m7/ghost_y_reg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.592  rst_IBUF (rst_IBUF)
     LUT5:I4->O            1   0.053   0.725  m7/Mmux_BlinkyDirection[3]_GND_33_o_mux_445_OUT5_SW1 (N227)
     LUT6:I1->O            1   0.053   0.000  m7/Mmux_BlinkyDirection[3]_GND_33_o_mux_445_OUT5 (m7/BlinkyDirection[3]_GND_33_o_mux_445_OUT<4>)
     FD:D                      0.011          m7/ghost_y_reg_4
    ----------------------------------------
    Total                      1.434ns (0.117ns logic, 1.317ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm3/n0015'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.903ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/direc_6 (LATCH)
  Destination Clock: m3/n0015 falling

  Data Path: rst to m8/direc_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LDP:PRE                   0.325          m8/direc_6
    ----------------------------------------
    Total                      0.903ns (0.325ns logic, 0.578ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              1.316ns (Levels of Logic = 2)
  Source:            sw (PAD)
  Destination:       m2/temp_data_7 (FF)
  Destination Clock: clk rising

  Data Path: sw to m2/temp_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.419  sw_IBUF (sw_IBUF)
     INV:I->O             17   0.067   0.505  m2/rst_inv1_INV_0 (m2/rst_inv)
     FDC:CLR                   0.325          m2/ps2k_clk_r0
    ----------------------------------------
    Total                      1.316ns (0.392ns logic, 0.924ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/gameloading_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.578ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       m8/gameloading (LATCH)
  Destination Clock: m8/gameloading_G falling

  Data Path: rst to m8/gameloading
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.578  rst_IBUF (rst_IBUF)
     LD:D                     -0.021          m8/gameloading
    ----------------------------------------
    Total                      0.578ns (0.000ns logic, 0.578ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm8/eaten_16_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.834ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       m8/eaten_16 (LATCH)
  Destination Clock: m8/eaten_16_G falling

  Data Path: rst to m8/eaten_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.781  rst_IBUF (rst_IBUF)
     LUT5:I2->O            1   0.053   0.000  m8/eaten_16_D (m8/eaten_16_D)
     LD:D                     -0.021          m8/eaten_16
    ----------------------------------------
    Total                      0.834ns (0.053ns logic, 0.781ns route)
                                       (6.4% logic, 93.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/clk_25M'
  Total number of paths / destination ports: 121958 / 14
-------------------------------------------------------------------------
Offset:              8.994ns (Levels of Logic = 14)
  Source:            m1/Vcnt_6 (FF)
  Destination:       rgb<9> (PAD)
  Source Clock:      m1/clk_25M rising

  Data Path: m1/Vcnt_6 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.282   0.615  m1/Vcnt_6 (m1/Vcnt_6)
     LUT2:I0->O            2   0.053   0.491  Msub_GND_1_o_GND_1_o_sub_3_OUT<9:0>_cy<7>11_SW0 (N441)
     LUT6:I4->O           22   0.053   0.738  Msub_GND_1_o_GND_1_o_sub_3_OUT<9:0>_xor<9>11 (GND_1_o_GND_1_o_sub_3_OUT<9>)
     LUT4:I1->O            8   0.053   0.785  m8/p_y[9]_GND_38_o_LessThan_11_o111 (m8/p_y[9]_GND_38_o_LessThan_11_o11)
     LUT6:I0->O            5   0.053   0.629  m8/p_y[9]_GND_38_o_LessThan_147_o1 (m8/p_y[9]_GND_38_o_LessThan_147_o)
     LUT6:I3->O            1   0.053   0.739  m8/rd_bean_on7 (m8/rd_bean_on7)
     LUT6:I0->O            1   0.053   0.000  m8/rd_bean_on14_G (N529)
     MUXF7:I1->O           1   0.217   0.602  m8/rd_bean_on14 (m8/rd_bean_on14)
     LUT6:I3->O            1   0.053   0.725  m8/rd_bean_on15 (m8/rd_bean_on15)
     LUT5:I0->O            4   0.053   0.505  m8/rd_bean_on35 (m8/rd_bean_on)
     LUT4:I2->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      8.994ns (1.135ns logic, 7.859ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/gameloading_G'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.307ns (Levels of Logic = 3)
  Source:            m8/gameloading (LATCH)
  Destination:       rgb<11> (PAD)
  Source Clock:      m8/gameloading_G falling

  Data Path: m8/gameloading to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.602  m8/gameloading (m8/gameloading)
     LUT6:I3->O           12   0.053   0.811  m8/gameloading_boundary_in_AND_2291_o1 (m8/gameloading_boundary_in_AND_2291_o)
     LUT6:I0->O            1   0.053   0.399  m8/Mmux_RGB14 (rgb_4_OBUF)
     OBUF:I->O                 0.000          rgb_4_OBUF (rgb<4>)
    ----------------------------------------
    Total                      2.307ns (0.495ns logic, 1.812ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/GND_38_o_GND_38_o_equal_473_o'
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Offset:              3.154ns (Levels of Logic = 4)
  Source:            m8/gamewin (LATCH)
  Destination:       rgb<3> (PAD)
  Source Clock:      m8/GND_38_o_GND_38_o_equal_473_o falling

  Data Path: m8/gamewin to rgb<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             38   0.389   0.639  m8/gamewin (m8/gamewin)
     LUT5:I3->O           16   0.053   0.837  m8/gamewin_boundary_in_AND_2292_o1 (m8/gamewin_boundary_in_AND_2292_o)
     LUT6:I0->O            2   0.053   0.731  m8/Mmux_RGB1011 (m8/Mmux_RGB1011)
     LUT6:I1->O            1   0.053   0.399  m8/Mmux_RGB10 (rgb_2_OBUF)
     OBUF:I->O                 0.000          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      3.154ns (0.548ns logic, 2.606ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2309_o'
  Total number of paths / destination ports: 676 / 19
-------------------------------------------------------------------------
Offset:              6.622ns (Levels of Logic = 23)
  Source:            m8/eaten_15 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2309_o falling

  Data Path: m8/eaten_15 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.389   0.413  m8/eaten_15 (m8/eaten_15)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0> (ADDERTREE_INTERNAL_Madd7_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_0 (ADDERTREE_INTERNAL_Madd7_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      6.622ns (1.880ns logic, 4.742ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2393_o'
  Total number of paths / destination ports: 3638 / 19
-------------------------------------------------------------------------
Offset:              8.264ns (Levels of Logic = 24)
  Source:            m8/eaten_8 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2393_o falling

  Data Path: m8/eaten_8 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.389   0.629  m8/eaten_8 (m8/eaten_8)
     LUT3:I0->O            2   0.053   0.608  ADDERTREE_INTERNAL_Madd4_cy<0>11 (ADDERTREE_INTERNAL_Madd4_cy<0>)
     LUT3:I0->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd71 (ADDERTREE_INTERNAL_Madd71)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>2 (ADDERTREE_INTERNAL_Madd7_lut<0>2)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.264ns (2.285ns logic, 5.979ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2374_o'
  Total number of paths / destination ports: 3638 / 19
-------------------------------------------------------------------------
Offset:              8.147ns (Levels of Logic = 24)
  Source:            m8/eaten_10 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2374_o falling

  Data Path: m8/eaten_10 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.389   0.512  m8/eaten_10 (m8/eaten_10)
     LUT3:I1->O            2   0.053   0.608  ADDERTREE_INTERNAL_Madd4_cy<0>11 (ADDERTREE_INTERNAL_Madd4_cy<0>)
     LUT3:I0->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd71 (ADDERTREE_INTERNAL_Madd71)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>2 (ADDERTREE_INTERNAL_Madd7_lut<0>2)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.147ns (2.285ns logic, 5.862ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2363_o'
  Total number of paths / destination ports: 3638 / 19
-------------------------------------------------------------------------
Offset:              8.075ns (Levels of Logic = 24)
  Source:            m8/eaten_11 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2363_o falling

  Data Path: m8/eaten_11 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.389   0.440  m8/eaten_11 (m8/eaten_11)
     LUT3:I2->O            2   0.053   0.608  ADDERTREE_INTERNAL_Madd4_cy<0>11 (ADDERTREE_INTERNAL_Madd4_cy<0>)
     LUT3:I0->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd71 (ADDERTREE_INTERNAL_Madd71)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>2 (ADDERTREE_INTERNAL_Madd7_lut<0>2)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.075ns (2.285ns logic, 5.790ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2351_o'
  Total number of paths / destination ports: 3626 / 19
-------------------------------------------------------------------------
Offset:              8.155ns (Levels of Logic = 25)
  Source:            m8/eaten_12 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2351_o falling

  Data Path: m8/eaten_12 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.389   0.622  m8/eaten_12 (m8/eaten_12)
     LUT3:I0->O            2   0.053   0.491  ADDERTREE_INTERNAL_Madd5_xor<0>11 (ADDERTREE_INTERNAL_Madd_05)
     LUT5:I3->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd7 (ADDERTREE_INTERNAL_Madd7)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>1 (ADDERTREE_INTERNAL_Madd7_lut<0>1)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_0 (ADDERTREE_INTERNAL_Madd7_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.155ns (2.300ns logic, 5.855ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2324_o'
  Total number of paths / destination ports: 3626 / 19
-------------------------------------------------------------------------
Offset:              8.038ns (Levels of Logic = 25)
  Source:            m8/eaten_14 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2324_o falling

  Data Path: m8/eaten_14 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.389   0.505  m8/eaten_14 (m8/eaten_14)
     LUT3:I1->O            2   0.053   0.491  ADDERTREE_INTERNAL_Madd5_xor<0>11 (ADDERTREE_INTERNAL_Madd_05)
     LUT5:I3->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd7 (ADDERTREE_INTERNAL_Madd7)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>1 (ADDERTREE_INTERNAL_Madd7_lut<0>1)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_0 (ADDERTREE_INTERNAL_Madd7_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.038ns (2.300ns logic, 5.738ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2338_o'
  Total number of paths / destination ports: 3626 / 19
-------------------------------------------------------------------------
Offset:              7.966ns (Levels of Logic = 25)
  Source:            m8/eaten_13 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2338_o falling

  Data Path: m8/eaten_13 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.389   0.433  m8/eaten_13 (m8/eaten_13)
     LUT3:I2->O            2   0.053   0.491  ADDERTREE_INTERNAL_Madd5_xor<0>11 (ADDERTREE_INTERNAL_Madd_05)
     LUT5:I3->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd7 (ADDERTREE_INTERNAL_Madd7)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>1 (ADDERTREE_INTERNAL_Madd7_lut<0>1)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_0 (ADDERTREE_INTERNAL_Madd7_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_1 (ADDERTREE_INTERNAL_Madd7_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.966ns (2.300ns logic, 5.666ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_GND_38_o_AND_2254_o'
  Total number of paths / destination ports: 20946 / 19
-------------------------------------------------------------------------
Offset:              9.702ns (Levels of Logic = 25)
  Source:            m8/eaten_0 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_GND_38_o_AND_2254_o rising

  Data Path: m8/eaten_0 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           6   0.396   0.758  m8/eaten_0 (m8/eaten_0)
     LUT5:I0->O            4   0.053   0.655  ADDERTREE_INTERNAL_Madd1_xor<1>11 (ADDERTREE_INTERNAL_Madd_16)
     LUT4:I0->O            2   0.053   0.745  ADDERTREE_INTERNAL_Madd3_lut<1>1 (ADDERTREE_INTERNAL_Madd3_lut<1>)
     LUT6:I0->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.702ns (2.383ns logic, 7.319ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2428_o'
  Total number of paths / destination ports: 20946 / 19
-------------------------------------------------------------------------
Offset:              9.605ns (Levels of Logic = 25)
  Source:            m8/eaten_1 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2428_o falling

  Data Path: m8/eaten_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.389   0.668  m8/eaten_1 (m8/eaten_1)
     LUT5:I1->O            4   0.053   0.655  ADDERTREE_INTERNAL_Madd1_xor<1>11 (ADDERTREE_INTERNAL_Madd_16)
     LUT4:I0->O            2   0.053   0.745  ADDERTREE_INTERNAL_Madd3_lut<1>1 (ADDERTREE_INTERNAL_Madd3_lut<1>)
     LUT6:I0->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.605ns (2.376ns logic, 7.229ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2423_o'
  Total number of paths / destination ports: 20958 / 19
-------------------------------------------------------------------------
Offset:              9.572ns (Levels of Logic = 25)
  Source:            m8/eaten_3 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2423_o falling

  Data Path: m8/eaten_3 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.389   0.635  m8/eaten_3 (m8/eaten_3)
     LUT5:I2->O            4   0.053   0.655  ADDERTREE_INTERNAL_Madd1_xor<1>11 (ADDERTREE_INTERNAL_Madd_16)
     LUT4:I0->O            2   0.053   0.745  ADDERTREE_INTERNAL_Madd3_lut<1>1 (ADDERTREE_INTERNAL_Madd3_lut<1>)
     LUT6:I0->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.572ns (2.376ns logic, 7.196ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2426_o'
  Total number of paths / destination ports: 20958 / 19
-------------------------------------------------------------------------
Offset:              9.455ns (Levels of Logic = 25)
  Source:            m8/eaten_2 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2426_o falling

  Data Path: m8/eaten_2 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.389   0.518  m8/eaten_2 (m8/eaten_2)
     LUT5:I3->O            4   0.053   0.655  ADDERTREE_INTERNAL_Madd1_xor<1>11 (ADDERTREE_INTERNAL_Madd_16)
     LUT4:I0->O            2   0.053   0.745  ADDERTREE_INTERNAL_Madd3_lut<1>1 (ADDERTREE_INTERNAL_Madd3_lut<1>)
     LUT6:I0->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.455ns (2.376ns logic, 7.079ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2414_o'
  Total number of paths / destination ports: 20946 / 19
-------------------------------------------------------------------------
Offset:              9.383ns (Levels of Logic = 25)
  Source:            m8/eaten_5 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2414_o falling

  Data Path: m8/eaten_5 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.389   0.446  m8/eaten_5 (m8/eaten_5)
     LUT5:I4->O            4   0.053   0.655  ADDERTREE_INTERNAL_Madd1_xor<1>11 (ADDERTREE_INTERNAL_Madd_16)
     LUT4:I0->O            2   0.053   0.745  ADDERTREE_INTERNAL_Madd3_lut<1>1 (ADDERTREE_INTERNAL_Madd3_lut<1>)
     LUT6:I0->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.383ns (2.376ns logic, 7.007ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2419_o'
  Total number of paths / destination ports: 9856 / 19
-------------------------------------------------------------------------
Offset:              9.181ns (Levels of Logic = 25)
  Source:            m8/eaten_4 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2419_o falling

  Data Path: m8/eaten_4 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.389   0.518  m8/eaten_4 (m8/eaten_4)
     LUT2:I0->O            1   0.053   0.485  ADDERTREE_INTERNAL_Madd2_lut<0>1 (ADDERTREE_INTERNAL_Madd2_lut<0>)
     LUT6:I4->O            2   0.053   0.641  ADDERTREE_INTERNAL_Madd3_lut<0>1 (ADDERTREE_INTERNAL_Madd3_lut<0>)
     LUT6:I2->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.181ns (2.376ns logic, 6.805ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2408_o'
  Total number of paths / destination ports: 9856 / 19
-------------------------------------------------------------------------
Offset:              9.109ns (Levels of Logic = 25)
  Source:            m8/eaten_6 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2408_o falling

  Data Path: m8/eaten_6 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.389   0.446  m8/eaten_6 (m8/eaten_6)
     LUT2:I1->O            1   0.053   0.485  ADDERTREE_INTERNAL_Madd2_lut<0>1 (ADDERTREE_INTERNAL_Madd2_lut<0>)
     LUT6:I4->O            2   0.053   0.641  ADDERTREE_INTERNAL_Madd3_lut<0>1 (ADDERTREE_INTERNAL_Madd3_lut<0>)
     LUT6:I2->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      9.109ns (2.376ns logic, 6.733ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2401_o'
  Total number of paths / destination ports: 9856 / 19
-------------------------------------------------------------------------
Offset:              8.682ns (Levels of Logic = 24)
  Source:            m8/eaten_7 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2401_o falling

  Data Path: m8/eaten_7 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.389   0.453  m8/eaten_7 (m8/eaten_7)
     LUT4:I3->O            2   0.053   0.745  ADDERTREE_INTERNAL_Madd3_lut<1>1 (ADDERTREE_INTERNAL_Madd3_lut<1>)
     LUT6:I0->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.682ns (2.323ns logic, 6.359ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/eaten[16]_eaten[0]_AND_2384_o'
  Total number of paths / destination ports: 6753 / 19
-------------------------------------------------------------------------
Offset:              8.073ns (Levels of Logic = 23)
  Source:            m8/eaten_9 (LATCH)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m8/eaten[16]_eaten[0]_AND_2384_o falling

  Data Path: m8/eaten_9 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.389   0.642  m8/eaten_9 (m8/eaten_9)
     LUT6:I3->O            2   0.053   0.419  ADDERTREE_INTERNAL_Madd3_xor<2>11 (ADDERTREE_INTERNAL_Madd_23)
     LUT3:I2->O            1   0.053   0.413  ADDERTREE_INTERNAL_Madd72 (ADDERTREE_INTERNAL_Madd72)
     LUT4:I3->O            1   0.053   0.000  ADDERTREE_INTERNAL_Madd7_lut<0>3 (ADDERTREE_INTERNAL_Madd7_lut<0>3)
     MUXCY:S->O            1   0.291   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_2 (ADDERTREE_INTERNAL_Madd7_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_3 (ADDERTREE_INTERNAL_Madd7_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_4 (ADDERTREE_INTERNAL_Madd7_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_5 (ADDERTREE_INTERNAL_Madd7_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_6 (ADDERTREE_INTERNAL_Madd7_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_7 (ADDERTREE_INTERNAL_Madd7_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_8 (ADDERTREE_INTERNAL_Madd7_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_9 (ADDERTREE_INTERNAL_Madd7_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_10 (ADDERTREE_INTERNAL_Madd7_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_11 (ADDERTREE_INTERNAL_Madd7_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_12 (ADDERTREE_INTERNAL_Madd7_cy<0>13)
     MUXCY:CI->O           0   0.015   0.000  ADDERTREE_INTERNAL_Madd7_cy<0>_13 (ADDERTREE_INTERNAL_Madd7_cy<0>14)
     XORCY:CI->O           2   0.320   0.745  ADDERTREE_INTERNAL_Madd7_xor<0>_14 (ADDERTREE_INTERNAL_Madd_157)
     AND2:I0->O            1   0.053   0.739  m9/d0/XLXI_3/XLXI_1/XLXI_21 (m9/d0/XLXI_3/XLXI_1/XLXN_68)
     OR4:I0->O             8   0.053   0.445  m9/d0/XLXI_3/XLXI_1/XLXI_26 (m9/d0/HEX<3>)
     INV:I->O             11   0.393   0.668  m9/d0/XLXI_2/XLXI_22 (m9/d0/XLXI_2/XLXN_1)
     AND4:I3->O            2   0.190   0.608  m9/d0/XLXI_2/AD20 (m9/d0/XLXI_2/XLXN_43)
     OR4:I3->O             1   0.190   0.725  m9/d0/XLXI_2/XLXI_29 (m9/d0/XLXI_2/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m9/d0/XLXI_2/XLXI_36 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.073ns (2.270ns logic, 5.803ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/pacman_l[9]_pacman_l[9]_OR_2456_o'
  Total number of paths / destination ports: 22 / 12
-------------------------------------------------------------------------
Offset:              3.014ns (Levels of Logic = 4)
  Source:            m8/gameover (LATCH)
  Destination:       rgb<7> (PAD)
  Source Clock:      m8/pacman_l[9]_pacman_l[9]_OR_2456_o falling

  Data Path: m8/gameover to rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.389   0.499  m8/gameover (m8/gameover)
     LUT5:I3->O           16   0.053   0.837  m8/gameover_boundary_in_AND_2293_o1 (m8/gameover_boundary_in_AND_2293_o)
     LUT6:I0->O            2   0.053   0.731  m8/Mmux_RGB14111 (m8/Mmux_RGB1411)
     LUT6:I1->O            1   0.053   0.399  m8/Mmux_RGB14 (rgb_4_OBUF)
     OBUF:I->O                 0.000          rgb_4_OBUF (rgb<4>)
    ----------------------------------------
    Total                      3.014ns (0.548ns logic, 2.466ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm2/ps2_state_r'
  Total number of paths / destination ports: 41792 / 12
-------------------------------------------------------------------------
Offset:              7.862ns (Levels of Logic = 13)
  Source:            m3/block_x_reg_2 (FF)
  Destination:       rgb<11> (PAD)
  Source Clock:      m2/ps2_state_r falling

  Data Path: m3/block_x_reg_2 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q           54   0.289   0.642  m3/block_x_reg_2 (m3/block_x_reg_2)
     LUT2:I0->O            1   0.053   0.000  m3/Mmult_n0023[13:0]_Madd_lut<3> (m3/Mmult_n0023[13:0]_Madd_lut<3>)
     XORCY:LI->O          16   0.134   0.700  m3/Mmult_n0023[13:0]_Madd_xor<3> (m3/Msub_pacman_l_lut<3>)
     LUT3:I0->O            8   0.053   0.771  m3/Msub_pacman_l_xor<3>11 (pacman_l<3>)
     LUT6:I1->O            4   0.053   0.745  m8/Msub_pacman_up_col_xor<3>11 (m8/pacman_up_col<3>)
     LUT6:I1->O            1   0.053   0.739  m8/direc[7]_rd_pacman_up_on_Select_421_o11 (m8/direc[7]_rd_pacman_up_on_Select_421_o11)
     LUT6:I0->O            2   0.053   0.419  m8/direc[7]_rd_pacman_up_on_Select_421_o12 (m8/direc[7]_rd_pacman_up_on_Select_421_o12)
     LUT6:I5->O            1   0.053   0.000  m8/direc[7]_rd_pacman_up_on_Select_421_o15_G (N537)
     MUXF7:I1->O           1   0.217   0.413  m8/direc[7]_rd_pacman_up_on_Select_421_o15 (m8/direc[7]_rd_pacman_up_on_Select_421_o15)
     LUT4:I3->O            2   0.053   0.491  m8/direc[7]_rd_pacman_up_on_Select_421_o116 (m8/direc[7]_rd_pacman_up_on_Select_421_o1)
     LUT6:I4->O            8   0.053   0.771  m8/direc[7]_rd_pacman_up_on_Select_421_o (m8/direc[7]_rd_pacman_up_on_Select_421_o)
     LUT6:I1->O            1   0.053   0.602  m8/Mmux_RGB42 (m8/Mmux_RGB41)
     LUT6:I3->O            1   0.053   0.399  m8/Mmux_RGB43 (rgb_10_OBUF)
     OBUF:I->O                 0.000          rgb_10_OBUF (rgb<10>)
    ----------------------------------------
    Total                      7.862ns (1.170ns logic, 6.692ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm0/clk_1s'
  Total number of paths / destination ports: 80720 / 12
-------------------------------------------------------------------------
Offset:              8.260ns (Levels of Logic = 14)
  Source:            m6/ghost_y_reg_2 (FF)
  Destination:       rgb<9> (PAD)
  Source Clock:      m0/clk_1s rising

  Data Path: m6/ghost_y_reg_2 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              75   0.282   0.647  m6/ghost_y_reg_2 (m6/ghost_y_reg_2)
     LUT2:I0->O            1   0.053   0.000  m6/Mmult_n0245[13:0]_Madd_lut<3> (m6/Mmult_n0245[13:0]_Madd_lut<3>)
     MUXCY:S->O            1   0.291   0.000  m6/Mmult_n0245[13:0]_Madd_cy<3> (m6/Mmult_n0245[13:0]_Madd_cy<3>)
     XORCY:CI->O           7   0.320   0.642  m6/Mmult_n0245[13:0]_Madd_xor<4> (ghost3_y_b<4>)
     LUT6:I3->O            3   0.053   0.427  m6/Msub_GhostPosition_y_cy<6>11 (m6/Msub_GhostPosition_y_cy<6>)
     LUT2:I1->O            2   0.053   0.641  m6/Msub_GhostPosition_y_xor<7>11 (ghost3_y_t<7>)
     LUT4:I0->O            1   0.053   0.000  m8/Mcompar_ghost3_y_t[9]_p_y[9]_LessThan_344_o_lut<3> (m8/Mcompar_ghost3_y_t[9]_p_y[9]_LessThan_344_o_lut<3>)
     MUXCY:S->O            1   0.454   0.602  m8/Mcompar_ghost3_y_t[9]_p_y[9]_LessThan_344_o_cy<3> (m8/Mcompar_ghost3_y_t[9]_p_y[9]_LessThan_344_o_cy<3>)
     LUT6:I3->O            1   0.053   0.739  m8/rd_ghost3_on4_SW0 (N500)
     LUT6:I0->O            4   0.053   0.655  m8/rd_ghost3_on4 (m8/rd_ghost3_on)
     LUT4:I0->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      8.260ns (1.877ns logic, 6.383ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/_n1100<2>'
  Total number of paths / destination ports: 252 / 12
-------------------------------------------------------------------------
Offset:              5.275ns (Levels of Logic = 8)
  Source:            m8/pacman_down_data_7 (LATCH)
  Destination:       rgb<11> (PAD)
  Source Clock:      m8/_n1100<2> falling

  Data Path: m8/pacman_down_data_7 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.635  m8/pacman_down_data_7 (m8/pacman_down_data_7)
     LUT4:I0->O            1   0.053   0.413  m8/direc[7]_rd_pacman_up_on_Select_421_o112_SW0 (N514)
     LUT6:I5->O            1   0.053   0.602  m8/direc[7]_rd_pacman_up_on_Select_421_o112 (m8/direc[7]_rd_pacman_up_on_Select_421_o112)
     LUT6:I3->O            1   0.053   0.602  m8/direc[7]_rd_pacman_up_on_Select_421_o115 (m8/direc[7]_rd_pacman_up_on_Select_421_o115)
     LUT4:I1->O            2   0.053   0.491  m8/direc[7]_rd_pacman_up_on_Select_421_o116 (m8/direc[7]_rd_pacman_up_on_Select_421_o1)
     LUT6:I4->O            8   0.053   0.771  m8/direc[7]_rd_pacman_up_on_Select_421_o (m8/direc[7]_rd_pacman_up_on_Select_421_o)
     LUT6:I1->O            1   0.053   0.602  m8/Mmux_RGB42 (m8/Mmux_RGB41)
     LUT6:I3->O            1   0.053   0.399  m8/Mmux_RGB43 (rgb_10_OBUF)
     OBUF:I->O                 0.000          rgb_10_OBUF (rgb<10>)
    ----------------------------------------
    Total                      5.275ns (0.760ns logic, 4.515ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm3/n0015'
  Total number of paths / destination ports: 2100 / 12
-------------------------------------------------------------------------
Offset:              6.747ns (Levels of Logic = 10)
  Source:            m8/direc_7 (LATCH)
  Destination:       rgb<11> (PAD)
  Source Clock:      m3/n0015 falling

  Data Path: m8/direc_7 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.389   0.641  m8/direc_7 (m8/direc_7)
     LUT4:I0->O            1   0.053   0.725  m8/direc[7]_GND_38_o_equal_419_o<7>1 (m8/direc[7]_GND_38_o_equal_419_o<7>)
     LUT6:I1->O            6   0.053   0.635  m8/direc[7]_GND_38_o_equal_419_o<7>2 (m8/direc[7]_GND_38_o_equal_419_o<7>2)
     LUT4:I1->O            1   0.053   0.413  m8/direc[7]_rd_pacman_up_on_Select_421_o112_SW0 (N514)
     LUT6:I5->O            1   0.053   0.602  m8/direc[7]_rd_pacman_up_on_Select_421_o112 (m8/direc[7]_rd_pacman_up_on_Select_421_o112)
     LUT6:I3->O            1   0.053   0.602  m8/direc[7]_rd_pacman_up_on_Select_421_o115 (m8/direc[7]_rd_pacman_up_on_Select_421_o115)
     LUT4:I1->O            2   0.053   0.491  m8/direc[7]_rd_pacman_up_on_Select_421_o116 (m8/direc[7]_rd_pacman_up_on_Select_421_o1)
     LUT6:I4->O            8   0.053   0.771  m8/direc[7]_rd_pacman_up_on_Select_421_o (m8/direc[7]_rd_pacman_up_on_Select_421_o)
     LUT6:I1->O            1   0.053   0.602  m8/Mmux_RGB42 (m8/Mmux_RGB41)
     LUT6:I3->O            1   0.053   0.399  m8/Mmux_RGB43 (rgb_10_OBUF)
     OBUF:I->O                 0.000          rgb_10_OBUF (rgb<10>)
    ----------------------------------------
    Total                      6.747ns (0.866ns logic, 5.881ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16576 / 24
-------------------------------------------------------------------------
Offset:              8.203ns (Levels of Logic = 12)
  Source:            m2/ps2_asci_2 (FF)
  Destination:       rgb<11> (PAD)
  Source Clock:      clk rising

  Data Path: m2/ps2_asci_2 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.282   0.661  m2/ps2_asci_2 (m2/ps2_asci_2)
     LUT3:I0->O            6   0.053   0.518  m3/ps2_byte[7]_GND_5_o_equal_15_o11 (m3/ps2_byte[7]_GND_5_o_equal_15_o1)
     LUT5:I3->O           19   0.053   0.532  m3/ps2_byte[7]_GND_5_o_equal_15_o1 (m3/ps2_byte[7]_GND_5_o_equal_15_o)
     LUT5:I4->O           12   0.053   0.811  m3/n00151 (m3/n0015)
     LUT6:I0->O            8   0.053   0.681  m8/direc[7]_GND_38_o_equal_417_o<7>1 (m8/direc[7]_GND_38_o_equal_417_o<7>1)
     LUT6:I2->O            8   0.053   0.785  m8/direc[7]_GND_38_o_equal_418_o<7>1 (m8/direc[7]_GND_38_o_equal_418_o)
     LUT6:I0->O            1   0.053   0.485  m8/direc[7]_rd_pacman_up_on_Select_421_o114 (m8/direc[7]_rd_pacman_up_on_Select_421_o114)
     LUT6:I4->O            1   0.053   0.602  m8/direc[7]_rd_pacman_up_on_Select_421_o115 (m8/direc[7]_rd_pacman_up_on_Select_421_o115)
     LUT4:I1->O            2   0.053   0.491  m8/direc[7]_rd_pacman_up_on_Select_421_o116 (m8/direc[7]_rd_pacman_up_on_Select_421_o1)
     LUT6:I4->O            8   0.053   0.771  m8/direc[7]_rd_pacman_up_on_Select_421_o (m8/direc[7]_rd_pacman_up_on_Select_421_o)
     LUT6:I1->O            1   0.053   0.602  m8/Mmux_RGB42 (m8/Mmux_RGB41)
     LUT6:I3->O            1   0.053   0.399  m8/Mmux_RGB43 (rgb_10_OBUF)
     OBUF:I->O                 0.000          rgb_10_OBUF (rgb<10>)
    ----------------------------------------
    Total                      8.203ns (0.865ns logic, 7.338ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/_n1083'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.511ns (Levels of Logic = 5)
  Source:            m8/rd_pacman_on (LATCH)
  Destination:       rgb<11> (PAD)
  Source Clock:      m8/_n1083 falling

  Data Path: m8/rd_pacman_on to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.725  m8/rd_pacman_on (m8/rd_pacman_on)
     LUT6:I1->O            1   0.053   0.413  m8/direc[7]_rd_pacman_up_on_Select_421_o_SW0 (N270)
     LUT6:I5->O            8   0.053   0.771  m8/direc[7]_rd_pacman_up_on_Select_421_o (m8/direc[7]_rd_pacman_up_on_Select_421_o)
     LUT6:I1->O            1   0.053   0.602  m8/Mmux_RGB42 (m8/Mmux_RGB41)
     LUT6:I3->O            1   0.053   0.399  m8/Mmux_RGB43 (rgb_10_OBUF)
     OBUF:I->O                 0.000          rgb_10_OBUF (rgb<10>)
    ----------------------------------------
    Total                      3.511ns (0.601ns logic, 2.910ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/_n1168<1>'
  Total number of paths / destination ports: 96 / 12
-------------------------------------------------------------------------
Offset:              6.036ns (Levels of Logic = 9)
  Source:            m8/ghost4_data_9 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/_n1168<1> falling

  Data Path: m8/ghost4_data_9 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.389   0.608  m8/ghost4_data_9 (m8/ghost4_data_9)
     LUT6:I3->O            1   0.053   0.485  m8/rd_ghost4_on1 (m8/rd_ghost4_on1)
     LUT6:I4->O            1   0.053   0.739  m8/rd_ghost4_on3 (m8/rd_ghost4_on3)
     LUT6:I0->O            1   0.053   0.739  m8/rd_ghost4_on4_SW0 (N502)
     LUT6:I0->O            4   0.053   0.622  m8/rd_ghost4_on4 (m8/rd_ghost4_on)
     LUT4:I1->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      6.036ns (0.813ns logic, 5.223ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/b10/_n0064<0>'
  Total number of paths / destination ports: 504 / 12
-------------------------------------------------------------------------
Offset:              6.906ns (Levels of Logic = 10)
  Source:            m8/b12/bean_data_5 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/b10/_n0064<0> falling

  Data Path: m8/b12/bean_data_5 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.389   0.675  m8/b12/bean_data_5 (m8/b12/bean_data_5)
     LUT6:I2->O            1   0.053   0.725  m8/rd_bean_on172 (m8/rd_bean_on172)
     LUT6:I1->O            1   0.053   0.635  m8/rd_bean_on173 (m8/rd_bean_on173)
     LUT6:I2->O            2   0.053   0.745  m8/rd_bean_on177 (m8/rd_bean_on17)
     LUT6:I0->O            1   0.053   0.725  m8/rd_bean_on15 (m8/rd_bean_on15)
     LUT5:I0->O            4   0.053   0.505  m8/rd_bean_on35 (m8/rd_bean_on)
     LUT4:I2->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      6.906ns (0.866ns logic, 6.040ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/b7/_n0064<0>'
  Total number of paths / destination ports: 72 / 12
-------------------------------------------------------------------------
Offset:              7.705ns (Levels of Logic = 12)
  Source:            m8/b8/bean_data_6 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/b7/_n0064<0> falling

  Data Path: m8/b8/bean_data_6 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.389   0.608  m8/b8/bean_data_6 (m8/b8/bean_data_6)
     LUT5:I2->O            1   0.053   0.725  m8/rd_bean_on5 (m8/rd_bean_on5)
     LUT6:I1->O            1   0.053   0.635  m8/rd_bean_on6 (m8/rd_bean_on6)
     LUT6:I2->O            1   0.053   0.739  m8/rd_bean_on7 (m8/rd_bean_on7)
     LUT6:I0->O            1   0.053   0.000  m8/rd_bean_on14_G (N529)
     MUXF7:I1->O           1   0.217   0.602  m8/rd_bean_on14 (m8/rd_bean_on14)
     LUT6:I3->O            1   0.053   0.725  m8/rd_bean_on15 (m8/rd_bean_on15)
     LUT5:I0->O            4   0.053   0.505  m8/rd_bean_on35 (m8/rd_bean_on)
     LUT4:I2->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      7.705ns (1.136ns logic, 6.569ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/b15/_n0064<0>'
  Total number of paths / destination ports: 240 / 12
-------------------------------------------------------------------------
Offset:              7.585ns (Levels of Logic = 13)
  Source:            m8/b16/bean_data_6 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/b15/_n0064<0> falling

  Data Path: m8/b16/bean_data_6 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.389   0.655  m8/b16/bean_data_6 (m8/b16/bean_data_6)
     LUT6:I2->O            1   0.053   0.000  m8/b6/Mmux_bean_bit1_G (N517)
     MUXF7:I1->O           2   0.217   0.491  m8/b6/Mmux_bean_bit1 (m8/b6/bean_bit)
     LUT2:I0->O            1   0.053   0.485  m8/rd_bean_on3 (m8/rd_bean_on3)
     LUT6:I4->O            1   0.053   0.739  m8/rd_bean_on7 (m8/rd_bean_on7)
     LUT6:I0->O            1   0.053   0.000  m8/rd_bean_on14_G (N529)
     MUXF7:I1->O           1   0.217   0.602  m8/rd_bean_on14 (m8/rd_bean_on14)
     LUT6:I3->O            1   0.053   0.725  m8/rd_bean_on15 (m8/rd_bean_on15)
     LUT5:I0->O            4   0.053   0.505  m8/rd_bean_on35 (m8/rd_bean_on)
     LUT4:I2->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      7.585ns (1.353ns logic, 6.232ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/b1/_n0064<0>'
  Total number of paths / destination ports: 144 / 12
-------------------------------------------------------------------------
Offset:              6.404ns (Levels of Logic = 10)
  Source:            m8/b14/bean_data_6 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/b1/_n0064<0> falling

  Data Path: m8/b14/bean_data_6 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.389   0.499  m8/b14/bean_data_6 (m8/b14/bean_data_6)
     LUT4:I2->O            2   0.053   0.419  m8/b13/Mmux_bean_bit111 (m8/b13/Mmux_bean_bit11)
     LUT5:I4->O            1   0.053   0.725  m8/rd_bean_on28 (m8/rd_bean_on28)
     LUT5:I0->O            1   0.053   0.725  m8/rd_bean_on29 (m8/rd_bean_on29)
     LUT6:I1->O            1   0.053   0.635  m8/rd_bean_on34 (m8/rd_bean_on34)
     LUT5:I1->O            4   0.053   0.505  m8/rd_bean_on35 (m8/rd_bean_on)
     LUT4:I2->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      6.404ns (0.866ns logic, 5.538ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/_n1151<1>'
  Total number of paths / destination ports: 96 / 12
-------------------------------------------------------------------------
Offset:              6.069ns (Levels of Logic = 9)
  Source:            m8/ghost3_data_9 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/_n1151<1> falling

  Data Path: m8/ghost3_data_9 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.389   0.608  m8/ghost3_data_9 (m8/ghost3_data_9)
     LUT6:I3->O            1   0.053   0.485  m8/rd_ghost3_on1 (m8/rd_ghost3_on1)
     LUT6:I4->O            1   0.053   0.739  m8/rd_ghost3_on3 (m8/rd_ghost3_on3)
     LUT6:I0->O            1   0.053   0.739  m8/rd_ghost3_on4_SW0 (N500)
     LUT6:I0->O            4   0.053   0.655  m8/rd_ghost3_on4 (m8/rd_ghost3_on)
     LUT4:I0->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      6.069ns (0.813ns logic, 5.256ns route)
                                       (13.4% logic, 86.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/_n1134<1>'
  Total number of paths / destination ports: 96 / 12
-------------------------------------------------------------------------
Offset:              5.847ns (Levels of Logic = 9)
  Source:            m8/ghost2_data_9 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/_n1134<1> falling

  Data Path: m8/ghost2_data_9 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.389   0.608  m8/ghost2_data_9 (m8/ghost2_data_9)
     LUT6:I3->O            1   0.053   0.485  m8/rd_ghost2_on1 (m8/rd_ghost2_on1)
     LUT6:I4->O            1   0.053   0.739  m8/rd_ghost2_on3 (m8/rd_ghost2_on3)
     LUT6:I0->O            1   0.053   0.739  m8/rd_ghost2_on4_SW0 (N498)
     LUT6:I0->O            4   0.053   0.433  m8/rd_ghost2_on4 (m8/rd_ghost2_on)
     LUT4:I3->O            3   0.053   0.616  m8/rd_ghost2_on11 (m8/rd_ghost2_on_mmx_out)
     LUT4:I1->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      5.847ns (0.813ns logic, 5.034ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm8/_n1117<1>'
  Total number of paths / destination ports: 96 / 12
-------------------------------------------------------------------------
Offset:              5.276ns (Levels of Logic = 8)
  Source:            m8/ghost_data_9 (LATCH)
  Destination:       rgb<9> (PAD)
  Source Clock:      m8/_n1117<1> falling

  Data Path: m8/ghost_data_9 to rgb<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.389   0.608  m8/ghost_data_9 (m8/ghost_data_9)
     LUT6:I3->O            1   0.053   0.485  m8/rd_ghost_on1 (m8/rd_ghost_on1)
     LUT6:I4->O            1   0.053   0.739  m8/rd_ghost_on3 (m8/rd_ghost_on3)
     LUT6:I0->O            1   0.053   0.739  m8/rd_ghost_on4_SW0 (N504)
     LUT6:I0->O            8   0.053   0.531  m8/rd_ghost_on4 (m8/rd_ghost_on)
     LUT4:I2->O            1   0.053   0.602  m8/Mmux_RGB241 (m8/Mmux_RGB24)
     LUT6:I3->O            1   0.053   0.413  m8/Mmux_RGB242 (m8/Mmux_RGB241)
     LUT3:I2->O            1   0.053   0.399  m8/Mmux_RGB243 (rgb_9_OBUF)
     OBUF:I->O                 0.000          rgb_9_OBUF (rgb<9>)
    ----------------------------------------
    Total                      5.276ns (0.760ns logic, 4.516ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               1.908ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       rgb<11> (PAD)

  Data Path: rst to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           151   0.000   0.592  rst_IBUF (rst_IBUF)
     LUT6:I5->O           12   0.053   0.811  m8/gameloading_boundary_in_AND_2291_o1 (m8/gameloading_boundary_in_AND_2291_o)
     LUT6:I0->O            1   0.053   0.399  m8/Mmux_RGB14 (rgb_4_OBUF)
     OBUF:I->O                 0.000          rgb_4_OBUF (rgb<4>)
    ----------------------------------------
    Total                      1.908ns (0.106ns logic, 1.802ns route)
                                       (5.6% logic, 94.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.806|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/clk_1s
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
m0/clk_1s                                    |    3.303|         |         |         |
m4/validDirection[3]_ghost_x_reg[9]_Mux_426_o|         |    3.179|         |         |
m5/validDirection[3]_ghost_x_reg[9]_Mux_426_o|         |    3.271|         |         |
m6/validDirection[3]_ghost_x_reg[9]_Mux_426_o|         |    3.237|         |         |
m7/validDirection[3]_ghost_x_reg[9]_Mux_426_o|         |    3.277|         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/clk_25M
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
m1/clk_25M                      |    9.391|         |         |         |
m8/GND_38_o_GND_38_o_equal_473_o|         |    2.587|         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m2/ps2_state_r
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |         |    3.932|         |
m2/ps2_state_r                |         |         |    3.136|         |
m3/m4/GND_7_o_GND_7_o_OR_201_o|         |         |    2.989|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m3/m4/GND_7_o_GND_7_o_OR_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m2/ps2_state_r |         |         |   13.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m3/n0015
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.761|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m4/m5/GND_14_o_GND_14_o_OR_651_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |   13.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m4/validDirection[3]_ghost_x_reg[9]_Mux_426_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
m0/clk_1s                       |         |         |    7.408|         |
m2/ps2_state_r                  |         |         |    7.494|         |
m4/m5/GND_14_o_GND_14_o_OR_651_o|         |         |    3.793|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m5/m5/GND_14_o_GND_14_o_OR_651_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |   13.800|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m5/validDirection[3]_ghost_x_reg[9]_Mux_426_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
m0/clk_1s                       |         |         |    7.408|         |
m2/ps2_state_r                  |         |         |    7.494|         |
m5/m5/GND_14_o_GND_14_o_OR_651_o|         |         |    3.793|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m6/m5/GND_14_o_GND_14_o_OR_651_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |   13.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m6/validDirection[3]_ghost_x_reg[9]_Mux_426_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
m0/clk_1s                       |         |         |    7.408|         |
m2/ps2_state_r                  |         |         |    7.494|         |
m6/m5/GND_14_o_GND_14_o_OR_651_o|         |         |    3.793|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m7/m5/GND_14_o_GND_14_o_OR_651_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |   13.800|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m7/validDirection[3]_ghost_x_reg[9]_Mux_426_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
m0/clk_1s                       |         |         |    7.408|         |
m2/ps2_state_r                  |         |         |    7.494|         |
m7/m5/GND_14_o_GND_14_o_OR_651_o|         |         |    3.793|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/_n1083
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.325|         |
m1/clk_25M     |         |         |    5.081|         |
m2/ps2_state_r |         |         |    5.984|         |
m3/n0015       |         |         |    4.869|         |
m8/_n1100<2>   |         |         |    3.397|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/_n1100<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_25M     |         |         |    2.608|         |
m2/ps2_state_r |         |         |    3.455|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/_n1117<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |    2.794|         |
m1/clk_25M     |         |         |    2.029|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/_n1134<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |    2.794|         |
m1/clk_25M     |         |         |    2.029|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/_n1151<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |    2.794|         |
m1/clk_25M     |         |         |    2.029|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/_n1168<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clk_1s      |         |         |    2.794|         |
m1/clk_25M     |         |         |    2.029|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/b1/_n0064<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_25M     |         |         |    1.133|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/b10/_n0064<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_25M     |         |         |    1.133|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/b15/_n0064<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_25M     |         |         |    1.133|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/b7/_n0064<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_25M     |         |         |    1.141|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/eaten[16]_GND_38_o_AND_2254_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
m2/ps2_state_r                  |         |    5.795|         |         |
m8/eaten[16]_GND_38_o_AND_2254_o|    1.846|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m8/eaten_16_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m2/ps2_state_r |         |         |    5.245|         |
m8/eaten_16_G  |         |         |    1.660|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m9/d0/XLXI_7/clkdiv_0
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
m9/d0/XLXI_7/clkdiv_0|    1.158|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 93.00 secs
Total CPU time to Xst completion: 92.90 secs
 
--> 

Total memory usage is 354732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  232 (   0 filtered)
Number of infos    :   17 (   0 filtered)

