
---------- Begin Simulation Statistics ----------
final_tick                                  360092000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132569                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870116                       # Number of bytes of host memory used
host_op_rate                                   138510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.54                       # Real time elapsed on the host
host_tick_rate                               47735615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1044845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360092000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.563647                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  167366                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               169805                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            328899                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                114                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              228                       # Number of indirect misses.
system.cpu.branchPred.lookups                  362721                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14466                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    727032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   739053                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             10807                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     287670                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36004                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          169022                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000877                       # Number of instructions committed
system.cpu.commit.committedOps                1045717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       614535                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.701639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.254843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       228715     37.22%     37.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183920     29.93%     67.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        73535     11.97%     79.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24422      3.97%     83.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18036      2.93%     86.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26225      4.27%     90.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15586      2.54%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8092      1.32%     94.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36004      5.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       614535                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12470                       # Number of function calls committed.
system.cpu.commit.int_insts                    867225                       # Number of committed integer instructions.
system.cpu.commit.loads                        155110                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           851311     81.41%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             267      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              758      0.07%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              30      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              32      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          155110     14.83%     96.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          38105      3.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1045717                       # Class of committed instruction
system.cpu.commit.refs                         193215                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       956                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1044845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.720181                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.720181                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 63544                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   664                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               165016                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1296618                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   269164                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    292845                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  10910                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2497                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5323                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      362721                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232108                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        350977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6327                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1272984                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   23126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.503650                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             279186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             181946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.767579                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             641786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.073084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.693864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   328689     51.21%     51.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30002      4.67%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68650     10.70%     66.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59295      9.24%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26534      4.13%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7225      1.13%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    62305      9.71%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3490      0.54%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    55596      8.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               641786                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         5509                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          227                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         5984                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          4740                       # number of prefetches that crossed the page
system.cpu.idleCycles                           78399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11984                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   305851                       # Number of branches executed
system.cpu.iew.exec_nop                          1436                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.589356                       # Inst execution rate
system.cpu.iew.exec_refs                       219685                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      43310                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25363                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                183767                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4371                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46234                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1214842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                176375                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15079                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1144630                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     96                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2117                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10910                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2280                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5689                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1002                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        28655                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8129                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6196                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5788                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1298181                       # num instructions consuming a value
system.cpu.iew.wb_count                       1131742                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531330                       # average fanout of values written-back
system.cpu.iew.wb_producers                    689763                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.571460                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1134871                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1228405                       # number of integer regfile reads
system.cpu.int_regfile_writes                  766411                       # number of integer regfile writes
system.cpu.ipc                               1.388539                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.388539                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                933079     80.46%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  271      0.02%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   778      0.07%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   34      0.00%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  76      0.01%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               181054     15.61%     96.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               44340      3.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1159711                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5919                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005104                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3947     66.68%     66.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     640     10.81%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     77.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    557      9.41%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   772     13.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1164260                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2964828                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1130628                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1380019                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1213376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1159711                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          168551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               438                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       143181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        641786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.807006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.740938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              208104     32.43%     32.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               86454     13.47%     45.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              164376     25.61%     71.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               86578     13.49%     85.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               31015      4.83%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35281      5.50%     95.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26761      4.17%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1996      0.31%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1221      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          641786                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.610296                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1361                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2735                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1114                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2028                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1488                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10368                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               183767                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46234                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  770525                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     33                       # number of misc regfile writes
system.cpu.numCycles                           720185                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   31988                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1383845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2557                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   275516                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2069                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   261                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2205868                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1274170                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1690119                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    291194                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  17967                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  10910                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 23778                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   306244                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1363506                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8400                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                234                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14591                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1578                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1792737                       # The number of ROB reads
system.cpu.rob.rob_writes                     2457134                       # The number of ROB writes
system.cpu.timesIdled                            1682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1167                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     199                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9177                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1415                       # Transaction distribution
system.membus.trans_dist::ReadExReq               488                       # Transaction distribution
system.membus.trans_dist::ReadExResp              488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1415                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           376                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       121792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  121792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2279                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2779000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10078500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3626                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3690                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          542                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          376                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       468224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        78656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 546880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001569                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039586                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5090     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5098                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8904544                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1740491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5535000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1429                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2819                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1342                       # number of overall hits
system.l2.overall_hits::.cpu.data                  48                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1429                       # number of overall hits
system.l2.overall_hits::total                    2819                       # number of overall hits
system.l2.demand_misses::.cpu.inst                919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                984                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1903                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               919                       # number of overall misses
system.l2.overall_misses::.cpu.data               984                       # number of overall misses
system.l2.overall_misses::total                  1903                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     71331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     80045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        151376000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71331000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     80045000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       151376000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1429                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4722                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1429                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4722                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.406457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.403007                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.406457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.403007                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77618.063112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81346.544715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79545.980032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77618.063112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81346.544715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79545.980032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1903                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1903                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62141000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     70204501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    132345501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62141000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     70204501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132345501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.406457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.403007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.406457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.403007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67618.063112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71346.037602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69545.717814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67618.063112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71346.037602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69545.717814                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3619                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3619                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3619                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3619                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 488                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78834.016393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78834.016393                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33590501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33590501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68832.993852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68832.993852                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.406457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.249051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77618.063112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77618.063112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62141000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62141000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.406457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.249051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67618.063112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67618.063112                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41574000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41574000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.915129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.915129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83818.548387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83818.548387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.915129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73818.548387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73818.548387                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          376                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             376                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          376                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7163000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7163000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19050.531915                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19050.531915                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1588.218322                       # Cycle average of tags in use
system.l2.tags.total_refs                        8793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1939                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.534812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.644539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       782.473460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       783.100322                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.023898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059174                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     75291                       # Number of tag accesses
system.l2.tags.data_accesses                    75291                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          58816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             121792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1903                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         163336036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         174888640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             338224676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    163336036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        163336036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        163336036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        174888640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            338224676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18335500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                54016750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9635.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28385.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1903                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.243243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.340718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.682493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          138     33.91%     33.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          105     25.80%     59.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58     14.25%     73.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      6.14%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.19%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.21%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.97%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      2.70%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40      9.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          407                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 121792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  121792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       338.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    338.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     310831000                       # Total gap between requests
system.mem_ctrls.avgGap                     163337.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 163336036.346267074347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 174888639.569887697697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24325500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29691250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26469.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30174.03                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1299480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5269320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         67602000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         81347520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          184482450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.320324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    210857750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    137274250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1606500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8318100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         83239950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         68178720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          190470585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.949782                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    176513250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    171618750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       229065                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           229065                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       229065                       # number of overall hits
system.cpu.icache.overall_hits::total          229065                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3042                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3042                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3042                       # number of overall misses
system.cpu.icache.overall_misses::total          3042                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    121830996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121830996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121830996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121830996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232107                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232107                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232107                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232107                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40049.637081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40049.637081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40049.637081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40049.637081                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1071                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.550000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               514                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         3626                       # number of writebacks
system.cpu.icache.writebacks::total              3626                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          781                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          781                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          781                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          781                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90835997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90835997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90835997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     17156867                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107992864                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009741                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009741                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009741                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015898                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40175.142415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40175.142415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40175.142415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12006.205038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29266.358808                       # average overall mshr miss latency
system.cpu.icache.replacements                   3626                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       229065                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          229065                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3042                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3042                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121830996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121830996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232107                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40049.637081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40049.637081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          781                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          781                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90835997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90835997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009741                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009741                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40175.142415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40175.142415                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1429                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1429                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     17156867                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     17156867                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12006.205038                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12006.205038                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.502247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232755                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             63.077236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    48.356959                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    15.145288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.755577                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.236645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467904                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       201655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           201655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       201659                       # number of overall hits
system.cpu.dcache.overall_hits::total          201659                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5026                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5029                       # number of overall misses
system.cpu.dcache.overall_misses::total          5029                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    305623660                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    305623660                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    305623660                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    305623660                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       206681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       206681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       206688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       206688                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024331                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60808.527656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60808.527656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60772.252933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60772.252933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14071                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          932                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               543                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.913444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   186.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.dcache.writebacks::total               197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1407                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     93449216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93449216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     93747216                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93747216                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66559.270655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66559.270655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66629.151386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66629.151386                       # average overall mshr miss latency
system.cpu.dcache.replacements                    453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     85391500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     85391500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71337.928154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71337.928154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          659                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          659                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     42508000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     42508000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79011.152416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79011.152416                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    208319936                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    208319936                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60242.896472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60242.896472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39399992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39399992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79595.943434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79595.943434                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11912224                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11912224                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32108.420485                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32108.420485                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     11541224                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11541224                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31108.420485                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31108.420485                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           792.630512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              203083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.235085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   792.630512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.774053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.774053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          955                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          953                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.932617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            414818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           414818                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    360092000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    360092000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
