static void T_1 F_1 ( void )\r\n{\r\nunsigned short V_1 [ V_2 ] ;\r\nint V_3 , V_4 ;\r\nfor ( V_3 = 0 ; V_3 < V_5 ; V_3 ++ ) {\r\nif ( ! V_6 [ V_3 ] )\r\ncontinue;\r\nmemset ( V_1 , 0 , sizeof( V_1 ) ) ;\r\nfor ( V_4 = 0 ; V_4 < 0x78 ; V_4 ++ ) {\r\nif ( ! V_7 [ V_4 ] )\r\ncontinue;\r\nV_1 [ V_4 ] = V_6 [ V_3 ] [ V_7 [ V_4 ] ] ;\r\n}\r\nfor ( V_4 = 0 ; V_4 < V_2 ; V_4 ++ ) {\r\nif ( ! V_1 [ V_4 ] )\r\nV_1 [ V_4 ] = 0xf200 ;\r\n}\r\nmemcpy ( V_6 [ V_3 ] , V_1 , sizeof( V_1 ) ) ;\r\n}\r\n}\r\nstatic inline void F_1 ( void ) {}\r\nstatic T_2 F_2 ( int V_8 , void * V_9 )\r\n{\r\nstruct V_10 * V_11 = V_9 ;\r\nunsigned char V_12 , V_13 ;\r\nV_12 = ~ V_14 . V_15 ;\r\nV_14 . V_16 |= 0x40 ;\r\nF_3 ( 85 ) ;\r\nV_14 . V_16 &= ~ 0x40 ;\r\nV_13 = ! ( V_12 & 1 ) ;\r\nV_12 >>= 1 ;\r\nif ( V_12 < 0x78 ) {\r\nif ( V_12 == 98 ) {\r\nF_4 ( V_11 , V_12 , 1 ) ;\r\nF_4 ( V_11 , V_12 , 0 ) ;\r\n} else {\r\nF_4 ( V_11 , V_12 , V_13 ) ;\r\n}\r\nF_5 ( V_11 ) ;\r\n} else\r\nF_6 ( V_17 [ V_12 - 0x78 ] ) ;\r\nreturn V_18 ;\r\n}\r\nstatic int T_1 F_7 ( struct V_19 * V_20 )\r\n{\r\nstruct V_10 * V_11 ;\r\nint V_3 , V_21 ;\r\nV_11 = F_8 () ;\r\nif ( ! V_11 ) {\r\nF_9 ( & V_20 -> V_11 , L_1 ) ;\r\nreturn - V_22 ;\r\n}\r\nV_11 -> V_23 = V_20 -> V_23 ;\r\nV_11 -> V_24 = L_2 ;\r\nV_11 -> V_25 . V_26 = V_27 ;\r\nV_11 -> V_25 . V_28 = 0x0001 ;\r\nV_11 -> V_25 . V_29 = 0x0001 ;\r\nV_11 -> V_25 . V_30 = 0x0100 ;\r\nV_11 -> V_11 . V_31 = & V_20 -> V_11 ;\r\nV_11 -> V_32 [ 0 ] = F_10 ( V_33 ) | F_10 ( V_34 ) ;\r\nfor ( V_3 = 0 ; V_3 < 0x78 ; V_3 ++ )\r\nF_11 ( V_3 , V_11 -> V_35 ) ;\r\nF_1 () ;\r\nV_14 . V_16 &= ~ 0x41 ;\r\nV_21 = F_12 ( V_36 , F_2 , 0 , L_3 ,\r\nV_11 ) ;\r\nif ( V_21 )\r\ngoto V_37;\r\nV_21 = F_13 ( V_11 ) ;\r\nif ( V_21 )\r\ngoto V_38;\r\nF_14 ( V_20 , V_11 ) ;\r\nreturn 0 ;\r\nV_38: F_15 ( V_36 , V_11 ) ;\r\nV_37: F_16 ( V_11 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic int T_3 F_17 ( struct V_19 * V_20 )\r\n{\r\nstruct V_10 * V_11 = F_18 ( V_20 ) ;\r\nF_15 ( V_36 , V_11 ) ;\r\nF_19 ( V_11 ) ;\r\nreturn 0 ;\r\n}
