Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Dec 15 14:38:27 2024
| Host         : ubu running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (286)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (647)
5. checking no_input_delay (4)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (286)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debug_SSD/seg7_clk_gen_2/clkout_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: device_timer/usclk_gen/clkout_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart_debug/tx_module/mytxclk/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (647)
--------------------------------------------------
 There are 647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.927        0.000                      0                 5996        0.024        0.000                      0                 5996        3.000        0.000                       0                  1898  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
mycpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mycpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         0.927        0.000                      0                 5900        0.024        0.000                      0                 5900        8.750        0.000                       0                  1839  
  clk_out2_clk_wiz_0        33.307        0.000                      0                   96        0.166        0.000                      0                   96       19.500        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mycpuclk/inst/clk_in1
  To Clock:  mycpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mycpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.017ns  (logic 0.674ns (8.407%)  route 7.343ns (91.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 24.448 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.524    15.153 r  rv32ip_cpu/seg_if_0/PC_reg[10]/Q
                         net (fo=3, routed)           0.966    16.119    uart_debug/PC[8]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.150    16.269 r  uart_debug/blk_instmem_i_10/O
                         net (fo=58, routed)          6.376    22.646    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y3          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.721    24.448    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.447    
                         clock uncertainty           -0.084    24.363    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    23.573    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.573    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 3.585ns (41.496%)  route 5.054ns (58.504%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 14.179 - 10.000 ) 
    Source Clock Delay      (SCD):    4.866ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064     2.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.190 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.860     4.866    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.320 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.253     9.573    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_2[7]
    SLICE_X52Y125        LUT6 (Prop_lut6_I5_O)        0.124     9.697 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.697    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1_n_0
    SLICE_X52Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     9.909 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=3, routed)           1.124    11.033    data_mem/doutb[23]
    SLICE_X56Y106        LUT6 (Prop_lut6_I5_O)        0.299    11.332 r  data_mem/wb_reg[46]_i_12/O
                         net (fo=3, routed)           0.193    11.524    data_mem/data0[0]
    SLICE_X56Y106        LUT5 (Prop_lut5_I4_O)        0.124    11.648 r  data_mem/wb_reg[63]_i_10/O
                         net (fo=2, routed)           0.553    12.201    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X55Y106        LUT5 (Prop_lut5_I4_O)        0.124    12.325 r  rv32ip_cpu/seg_ex_0/wb_reg[47]_i_8/O
                         net (fo=1, routed)           0.491    12.816    rv32ip_cpu/seg_ex_0/wb_reg[47]_i_8_n_0
    SLICE_X54Y106        LUT5 (Prop_lut5_I1_O)        0.124    12.940 r  rv32ip_cpu/seg_ex_0/wb_reg[47]_i_5/O
                         net (fo=1, routed)           0.442    13.382    rv32ip_cpu/seg_ex_0/wb_reg[47]_i_5_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.506 r  rv32ip_cpu/seg_ex_0/wb_reg[47]_i_1/O
                         net (fo=1, routed)           0.000    13.506    rv32ip_cpu/seg_mem_0/D[47]
    SLICE_X53Y104        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.856    11.859    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    11.959 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    12.597    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.688 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.491    14.179    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X53Y104        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[47]/C  (IS_INVERTED)
                         clock pessimism              0.325    14.504    
                         clock uncertainty           -0.084    14.420    
    SLICE_X53Y104        FDRE (Setup_fdre_C_D)        0.032    14.452    rv32ip_cpu/seg_mem_0/wb_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.973ns  (logic 0.811ns (10.172%)  route 7.162ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X56Y89         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.484    15.113 r  rv32ip_cpu/seg_if_0/PC_reg[3]/Q
                         net (fo=3, routed)           1.179    16.292    uart_debug/PC[1]
    SLICE_X54Y85         LUT3 (Prop_lut3_I1_O)        0.327    16.619 r  uart_debug/blk_instmem_i_17/O
                         net (fo=58, routed)          5.983    22.602    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.761    24.488    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.487    
                         clock uncertainty           -0.084    24.403    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.790    23.613    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.613    
                         arrival time                         -22.602    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.910ns  (logic 0.674ns (8.520%)  route 7.236ns (91.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.524    15.153 r  rv32ip_cpu/seg_if_0/PC_reg[10]/Q
                         net (fo=3, routed)           0.966    16.119    uart_debug/PC[8]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.150    16.269 r  uart_debug/blk_instmem_i_10/O
                         net (fo=58, routed)          6.270    22.539    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.716    24.443    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.442    
                         clock uncertainty           -0.084    24.358    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    23.568    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.568    
                         arrival time                         -22.539    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.933ns  (logic 0.808ns (10.185%)  route 7.125ns (89.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 24.446 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.484    15.113 r  rv32ip_cpu/seg_if_0/PC_reg[9]/Q
                         net (fo=3, routed)           1.284    16.397    uart_debug/PC[7]
    SLICE_X54Y86         LUT3 (Prop_lut3_I1_O)        0.324    16.721 r  uart_debug/blk_instmem_i_11/O
                         net (fo=58, routed)          5.841    22.562    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y5          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.719    24.446    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.445    
                         clock uncertainty           -0.084    24.361    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.770    23.591    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                         -22.562    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.893ns  (logic 0.674ns (8.539%)  route 7.219ns (91.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 24.453 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.524    15.153 r  rv32ip_cpu/seg_if_0/PC_reg[10]/Q
                         net (fo=3, routed)           0.966    16.119    uart_debug/PC[8]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.150    16.269 r  uart_debug/blk_instmem_i_10/O
                         net (fo=58, routed)          6.253    22.522    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.726    24.453    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.452    
                         clock uncertainty           -0.084    24.368    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790    23.578    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -22.522    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.908ns  (logic 0.808ns (10.217%)  route 7.100ns (89.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 24.453 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.484    15.113 r  rv32ip_cpu/seg_if_0/PC_reg[9]/Q
                         net (fo=3, routed)           1.284    16.397    uart_debug/PC[7]
    SLICE_X54Y86         LUT3 (Prop_lut3_I1_O)        0.324    16.721 r  uart_debug/blk_instmem_i_11/O
                         net (fo=58, routed)          5.816    22.537    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.726    24.453    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.452    
                         clock uncertainty           -0.084    24.368    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.770    23.598    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.598    
                         arrival time                         -22.537    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.936ns  (logic 0.676ns (8.518%)  route 7.260ns (91.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 24.492 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.524    15.153 r  rv32ip_cpu/seg_if_0/PC_reg[12]/Q
                         net (fo=3, routed)           1.021    16.174    uart_debug/PC[10]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.152    16.326 r  uart_debug/blk_instmem_i_8/O
                         net (fo=58, routed)          6.239    22.564    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.765    24.492    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.491    
                         clock uncertainty           -0.084    24.407    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    23.633    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                         -22.564    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 uart_debug/instdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.764ns  (logic 0.419ns (3.893%)  route 10.345ns (96.107%))
  Logic Levels:           0  
  Clock Path Skew:        2.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.615     1.617    uart_debug/clk_out1
    SLICE_X48Y77         FDRE                                         r  uart_debug/instdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.419     2.036 r  uart_debug/instdata_reg[9]/Q
                         net (fo=20, routed)         10.345    12.382    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    11.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    12.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    12.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.726    14.453    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    14.452    
                         clock uncertainty           -0.084    14.368    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.909    13.459    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.876ns  (logic 0.676ns (8.583%)  route 7.200ns (91.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 24.442 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns = ( 14.629 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.064    12.066    uart_debug/clk_out1
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    12.190 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.910    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 f  clock0_BUFG_inst/O
                         net (fo=1487, routed)        1.622    14.629    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X54Y92         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.524    15.153 r  rv32ip_cpu/seg_if_0/PC_reg[12]/Q
                         net (fo=3, routed)           1.021    16.174    uart_debug/PC[10]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.152    16.326 r  uart_debug/blk_instmem_i_8/O
                         net (fo=58, routed)          6.179    22.505    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.904    21.907    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.007 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.628    22.635    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.726 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.715    24.442    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.441    
                         clock uncertainty           -0.084    24.357    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    23.583    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                         -22.505    
  -------------------------------------------------------------------
                         slack                                  1.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X51Y80         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.206     0.904    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X50Y80         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.823     0.825    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X50Y80         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y80         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.880    uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_debug/instdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/instdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.669%)  route 0.224ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.550     0.552    uart_debug/clk_out1
    SLICE_X52Y76         FDRE                                         r  uart_debug/instdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  uart_debug/instdata_reg[4]/Q
                         net (fo=20, routed)          0.224     0.916    uart_debug/instdata_reg[31]_0[4]
    SLICE_X50Y77         FDRE                                         r  uart_debug/instdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.820     0.822    uart_debug/clk_out1
    SLICE_X50Y77         FDRE                                         r  uart_debug/instdata_reg[8]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.063     0.880    uart_debug/instdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_debug/instcnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/dbgdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.661%)  route 0.250ns (60.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.558     0.560    uart_debug/clk_out1
    SLICE_X54Y86         FDRE                                         r  uart_debug/instcnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  uart_debug/instcnt_reg[13]/Q
                         net (fo=4, routed)           0.250     0.973    uart_debug/uart_daddr[15]
    SLICE_X49Y85         FDRE                                         r  uart_debug/dbgdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.830     0.832    uart_debug/clk_out1
    SLICE_X49Y85         FDRE                                         r  uart_debug/dbgdata_reg[29]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.076     0.903    uart_debug/dbgdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y15     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y16     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y15     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y18     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y24     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y19     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y25     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y80     uart_debug/rx_buf_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y79     uart_debug/tx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y79     uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.138ns (17.859%)  route 5.234ns (82.141%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.492     7.003    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.127 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.862     7.989    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.514    41.517    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X31Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                         clock pessimism              0.079    41.596    
                         clock uncertainty           -0.095    41.502    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.205    41.297    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.297    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 33.307    

Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.138ns (17.859%)  route 5.234ns (82.141%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.492     7.003    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.127 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.862     7.989    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.514    41.517    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X31Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
                         clock pessimism              0.079    41.596    
                         clock uncertainty           -0.095    41.502    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.205    41.297    device_VGA/vga_ctrl_0/ch_y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.297    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 33.307    

Slack (MET) :             33.343ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.138ns (17.859%)  route 5.234ns (82.141%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.492     7.003    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.127 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.862     7.989    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.514    41.517    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
                         clock pessimism              0.079    41.596    
                         clock uncertainty           -0.095    41.502    
    SLICE_X30Y88         FDCE (Setup_fdce_C_CE)      -0.169    41.333    device_VGA/vga_ctrl_0/ch_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.333    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 33.343    

Slack (MET) :             33.343ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.138ns (17.859%)  route 5.234ns (82.141%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.492     7.003    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.127 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.862     7.989    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.514    41.517    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                         clock pessimism              0.079    41.596    
                         clock uncertainty           -0.095    41.502    
    SLICE_X30Y88         FDCE (Setup_fdce_C_CE)      -0.169    41.333    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.333    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 33.343    

Slack (MET) :             33.343ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.138ns (17.859%)  route 5.234ns (82.141%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.492     7.003    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.127 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.862     7.989    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.514    41.517    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism              0.079    41.596    
                         clock uncertainty           -0.095    41.502    
    SLICE_X30Y88         FDCE (Setup_fdce_C_CE)      -0.169    41.333    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.333    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 33.343    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_x_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.044ns (18.651%)  route 4.554ns (81.349%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.154     6.541 r  device_VGA/vga_ctrl_0/dot_x_addr[3]_i_1/O
                         net (fo=4, routed)           0.674     7.215    device_VGA/vga_ctrl_0/dot_x_addr_0
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.508    41.511    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[0]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.095    41.496    
    SLICE_X41Y83         FDCE (Setup_fdce_C_CE)      -0.408    41.088    device_VGA/vga_ctrl_0/dot_x_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_x_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.044ns (18.651%)  route 4.554ns (81.349%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.154     6.541 r  device_VGA/vga_ctrl_0/dot_x_addr[3]_i_1/O
                         net (fo=4, routed)           0.674     7.215    device_VGA/vga_ctrl_0/dot_x_addr_0
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.508    41.511    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[1]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.095    41.496    
    SLICE_X41Y83         FDCE (Setup_fdce_C_CE)      -0.408    41.088    device_VGA/vga_ctrl_0/dot_x_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_x_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.044ns (18.651%)  route 4.554ns (81.349%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.154     6.541 r  device_VGA/vga_ctrl_0/dot_x_addr[3]_i_1/O
                         net (fo=4, routed)           0.674     7.215    device_VGA/vga_ctrl_0/dot_x_addr_0
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.508    41.511    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[2]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.095    41.496    
    SLICE_X41Y83         FDCE (Setup_fdce_C_CE)      -0.408    41.088    device_VGA/vga_ctrl_0/dot_x_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_x_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.044ns (18.651%)  route 4.554ns (81.349%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 f  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.154     6.541 r  device_VGA/vga_ctrl_0/dot_x_addr[3]_i_1/O
                         net (fo=4, routed)           0.674     7.215    device_VGA/vga_ctrl_0/dot_x_addr_0
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.508    41.511    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y83         FDCE                                         r  device_VGA/vga_ctrl_0/dot_x_addr_reg[3]/C
                         clock pessimism              0.079    41.590    
                         clock uncertainty           -0.095    41.496    
    SLICE_X41Y83         FDCE (Setup_fdce_C_CE)      -0.408    41.088    device_VGA/vga_ctrl_0/dot_x_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.925ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 1.014ns (17.652%)  route 4.730ns (82.348%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.615     1.617    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.518     2.135 f  device_VGA/vga_ctrl_0/x_cnt_reg[3]/Q
                         net (fo=5, routed)           1.227     3.362    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[3]
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.486 r  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.651     4.137    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.261 f  device_VGA/vga_ctrl_0/x_cnt[9]_i_3/O
                         net (fo=2, routed)           0.669     4.930    device_VGA/vga_ctrl_0/x_cnt[9]_i_3_n_0
    SLICE_X47Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_1/O
                         net (fo=16, routed)          1.334     6.387    device_VGA/vga_ctrl_0/y_cnt[9]_i_1_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.850     7.362    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X41Y80         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.504    41.507    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X41Y80         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep/C
                         clock pessimism              0.079    41.586    
                         clock uncertainty           -0.095    41.492    
    SLICE_X41Y80         FDCE (Setup_fdce_C_CE)      -0.205    41.287    device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 33.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.553     0.555    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X44Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  device_VGA/vga_ctrl_0/y_cnt_reg[4]/Q
                         net (fo=6, routed)           0.085     0.781    device_VGA/vga_ctrl_0/y_cnt_reg[4]
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.826 r  device_VGA/vga_ctrl_0/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.826    device_VGA/vga_ctrl_0/p_0_in__0[5]
    SLICE_X45Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.820     0.822    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[5]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X45Y75         FDCE (Hold_fdce_C_D)         0.092     0.660    device_VGA/vga_ctrl_0/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.567     0.569    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.148     0.717 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/Q
                         net (fo=5, routed)           0.071     0.788    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
    SLICE_X30Y88         LUT6 (Prop_lut6_I4_O)        0.098     0.886 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.886    device_VGA/vga_ctrl_0/p_0_in__1[4]
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.838     0.840    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism             -0.271     0.569    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.121     0.690    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.552     0.554    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  device_VGA/vga_ctrl_0/x_cnt_reg[7]/Q
                         net (fo=6, routed)           0.106     0.824    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[7]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.045     0.869 r  device_VGA/vga_ctrl_0/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.869    device_VGA/vga_ctrl_0/x_cnt[8]
    SLICE_X47Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.820     0.822    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X47Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[8]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X47Y76         FDCE (Hold_fdce_C_D)         0.092     0.659    device_VGA/vga_ctrl_0/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.553     0.555    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X44Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  device_VGA/vga_ctrl_0/y_cnt_reg[1]/Q
                         net (fo=8, routed)           0.142     0.838    device_VGA/vga_ctrl_0/y_cnt_reg[1]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.048     0.886 r  device_VGA/vga_ctrl_0/y_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.886    device_VGA/vga_ctrl_0/p_0_in__0[3]
    SLICE_X45Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.820     0.822    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[3]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X45Y75         FDCE (Hold_fdce_C_D)         0.107     0.675    device_VGA/vga_ctrl_0/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.553     0.555    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X44Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  device_VGA/vga_ctrl_0/y_cnt_reg[1]/Q
                         net (fo=8, routed)           0.142     0.838    device_VGA/vga_ctrl_0/y_cnt_reg[1]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.045     0.883 r  device_VGA/vga_ctrl_0/y_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.883    device_VGA/vga_ctrl_0/p_0_in__0[2]
    SLICE_X45Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.820     0.822    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[2]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X45Y75         FDCE (Hold_fdce_C_D)         0.091     0.659    device_VGA/vga_ctrl_0/y_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.553     0.555    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X43Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  device_VGA/vga_ctrl_0/y_cnt_reg[8]/Q
                         net (fo=4, routed)           0.132     0.828    device_VGA/vga_ctrl_0/y_cnt_reg[8]
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.873 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.873    device_VGA/vga_ctrl_0/p_0_in__0[9]
    SLICE_X43Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.820     0.822    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X43Y75         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.092     0.647    device_VGA/vga_ctrl_0/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.552     0.554    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X47Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  device_VGA/vga_ctrl_0/x_cnt_reg[9]/Q
                         net (fo=4, routed)           0.132     0.827    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[9]
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.872 r  device_VGA/vga_ctrl_0/x_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.872    device_VGA/vga_ctrl_0/x_cnt[9]
    SLICE_X47Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.820     0.822    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X47Y76         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[9]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X47Y76         FDCE (Hold_fdce_C_D)         0.092     0.646    device_VGA/vga_ctrl_0/x_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.873%)  route 0.196ns (51.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.567     0.569    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X31Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/Q
                         net (fo=9, routed)           0.196     0.905    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
    SLICE_X30Y88         LUT5 (Prop_lut5_I2_O)        0.046     0.951 r  device_VGA/vga_ctrl_0/ch_y_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.951    device_VGA/vga_ctrl_0/p_0_in__1[3]
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.838     0.840    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                         clock pessimism             -0.258     0.582    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.131     0.713    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.739%)  route 0.196ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.567     0.569    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X31Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/Q
                         net (fo=9, routed)           0.196     0.905    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I1_O)        0.045     0.950 r  device_VGA/vga_ctrl_0/ch_y_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.950    device_VGA/vga_ctrl_0/p_0_in__1[2]
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.838     0.840    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X30Y88         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
                         clock pessimism             -0.258     0.582    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.120     0.702    device_VGA/vga_ctrl_0/ch_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/x_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.554     0.556    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=6, routed)           0.137     0.841    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.099     0.940 r  device_VGA/vga_ctrl_0/x_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.940    device_VGA/vga_ctrl_0/x_cnt[4]
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.822     0.824    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y77         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[4]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X46Y77         FDCE (Hold_fdce_C_D)         0.121     0.677    device_VGA/vga_ctrl_0/x_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    mycpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y88     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y88     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y78     device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y78     device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y80     device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y89     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y88     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y88     device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y88     device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mycpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT



