##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPD_CLOCK_20K
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (SPD_CLOCK_20K:R vs. SPD_CLOCK_20K:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_TS_IntClock          | Frequency: 24.07 MHz  | Target: 1.60 MHz   | 
Clock: ADC_TS_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                | Frequency: 57.67 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: SPD_CLOCK_20K            | Frequency: 32.93 MHz  | Target: 0.02 MHz   | 
Clock: UART_IntClock            | Frequency: 45.08 MHz  | Target: 0.92 MHz   | 
Clock: control_clk              | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk(routed)      | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1            | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1(routed)    | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS_IntClock  ADC_TS_IntClock  625000           583462      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS_IntClock  CyBUS_CLK        41666.7          33414       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_TS_IntClock  41666.7          34306       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          28810       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          24328       N/A              N/A         N/A              N/A         N/A              N/A         
SPD_CLOCK_20K    SPD_CLOCK_20K    5e+007           49969636    N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1061150     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
PM1_input(0)_PAD  23239         SPD_CLOCK_20K:R   
PM1_input(1)_PAD  16584         SPD_CLOCK_20K:R   
PM2_input(0)_PAD  26569         SPD_CLOCK_20K:R   
PM2_input(1)_PAD  22494         SPD_CLOCK_20K:R   


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  32036         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS_IntClock
*********************************************
Clock: ADC_TS_IntClock
Frequency: 24.07 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 583462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38028
-------------------------------------   ----- 
End-of-path arrival time (ps)           38028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell77  16551  38028  583462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24328p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  24328  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6221   8230  24328  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11580  24328  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13869  24328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPD_CLOCK_20K
*******************************************
Clock: SPD_CLOCK_20K
Frequency: 32.93 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49969636p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26134
-------------------------------------   ----- 
End-of-path arrival time (ps)           26134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     6998  10498  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  13848  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   7157  21004  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  26134  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26134  49969636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 45.08 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15993
-------------------------------------   ----- 
End-of-path arrival time (ps)           15993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1061150  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      8535   9785  1061150  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350  13135  1061150  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2858  15993  1061150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 28810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  28810  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell142   8327   9347  28810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34306  RISE       1
Net_192/main_0                       macrocell141   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24328p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  24328  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6221   8230  24328  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11580  24328  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13869  24328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33414p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell141   1250   1250  33414  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell142   3493   4743  33414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1


5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 583462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38028
-------------------------------------   ----- 
End-of-path arrival time (ps)           38028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell77  16551  38028  583462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15993
-------------------------------------   ----- 
End-of-path arrival time (ps)           15993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1061150  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      8535   9785  1061150  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350  13135  1061150  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2858  15993  1061150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (SPD_CLOCK_20K:R vs. SPD_CLOCK_20K:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49969636p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26134
-------------------------------------   ----- 
End-of-path arrival time (ps)           26134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     6998  10498  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  13848  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   7157  21004  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  26134  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26134  49969636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24328p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2009   2009  24328  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6221   8230  24328  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11580  24328  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13869  24328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 28810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  28810  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell142   8327   9347  28810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29170p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2009   2009  24328  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell46   6978   8987  29170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29927p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2009   2009  24328  RISE       1
\UART:BUART:rx_last\/main_0  macrocell52   6221   8230  29927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30501p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2009   2009  24328  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell43   5647   7656  30501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30501p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  24328  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell51   5647   7656  30501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30508p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  24328  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell49   5639   7648  30508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30508p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  24328  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell50   5639   7648  30508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33414p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell141   1250   1250  33414  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell142   3493   4743  33414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34306  RISE       1
Net_192/main_0                       macrocell141   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34306  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/main_0     macrocell143   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell142   1250   1250  34306  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell142   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 583462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38028
-------------------------------------   ----- 
End-of-path arrival time (ps)           38028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell77  16551  38028  583462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 583462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38028
-------------------------------------   ----- 
End-of-path arrival time (ps)           38028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell94  16551  38028  583462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 583462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38028
-------------------------------------   ----- 
End-of-path arrival time (ps)           38028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell96  16551  38028  583462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 583462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38028
-------------------------------------   ----- 
End-of-path arrival time (ps)           38028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell107  16551  38028  583462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 584377p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37113
-------------------------------------   ----- 
End-of-path arrival time (ps)           37113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell89  15637  37113  584377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 584377p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37113
-------------------------------------   ----- 
End-of-path arrival time (ps)           37113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell101  15637  37113  584377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 584377p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37113
-------------------------------------   ----- 
End-of-path arrival time (ps)           37113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell106  15637  37113  584377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 584377p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37113
-------------------------------------   ----- 
End-of-path arrival time (ps)           37113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell121  15637  37113  584377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 584388p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37102
-------------------------------------   ----- 
End-of-path arrival time (ps)           37102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell78  15626  37102  584388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 584389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37101
-------------------------------------   ----- 
End-of-path arrival time (ps)           37101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell80  15625  37101  584389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 584389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37101
-------------------------------------   ----- 
End-of-path arrival time (ps)           37101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell103  15625  37101  584389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 584389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37101
-------------------------------------   ----- 
End-of-path arrival time (ps)           37101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell129  15625  37101  584389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 587804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33686
-------------------------------------   ----- 
End-of-path arrival time (ps)           33686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell111  12210  33686  587804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 587804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33686
-------------------------------------   ----- 
End-of-path arrival time (ps)           33686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell122  12210  33686  587804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 587844p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33646
-------------------------------------   ----- 
End-of-path arrival time (ps)           33646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell95  12169  33646  587844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 587844p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33646
-------------------------------------   ----- 
End-of-path arrival time (ps)           33646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell117  12169  33646  587844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 587844p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33646
-------------------------------------   ----- 
End-of-path arrival time (ps)           33646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell120  12169  33646  587844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 587844p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33646
-------------------------------------   ----- 
End-of-path arrival time (ps)           33646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell128  12169  33646  587844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 589724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31766
-------------------------------------   ----- 
End-of-path arrival time (ps)           31766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell108  10290  31766  589724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 589724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31766
-------------------------------------   ----- 
End-of-path arrival time (ps)           31766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell116  10290  31766  589724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 589724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31766
-------------------------------------   ----- 
End-of-path arrival time (ps)           31766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell131  10290  31766  589724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 589724p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31766
-------------------------------------   ----- 
End-of-path arrival time (ps)           31766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell133  10290  31766  589724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 590628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell83   9386  30862  590628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 590628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell92   9386  30862  590628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 590628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell109   9386  30862  590628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 590628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell140   9386  30862  590628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 591240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30250
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell86   8774  30250  591240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 591240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30250
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell134   8774  30250  591240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 591240p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30250
-------------------------------------   ----- 
End-of-path arrival time (ps)           30250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell137   8774  30250  591240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 591251p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30239
-------------------------------------   ----- 
End-of-path arrival time (ps)           30239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell105   8763  30239  591251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 591251p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30239
-------------------------------------   ----- 
End-of-path arrival time (ps)           30239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell126   8763  30239  591251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 591251p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30239
-------------------------------------   ----- 
End-of-path arrival time (ps)           30239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell130   8763  30239  591251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 591251p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30239
-------------------------------------   ----- 
End-of-path arrival time (ps)           30239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell132   8763  30239  591251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29968
-------------------------------------   ----- 
End-of-path arrival time (ps)           29968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell85   8492  29968  591522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 591522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29968
-------------------------------------   ----- 
End-of-path arrival time (ps)           29968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell90   8492  29968  591522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 591522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29968
-------------------------------------   ----- 
End-of-path arrival time (ps)           29968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell100   8492  29968  591522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 591522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29968
-------------------------------------   ----- 
End-of-path arrival time (ps)           29968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell135   8492  29968  591522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 592139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29351
-------------------------------------   ----- 
End-of-path arrival time (ps)           29351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell93   7875  29351  592139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 592139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29351
-------------------------------------   ----- 
End-of-path arrival time (ps)           29351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell98   7875  29351  592139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 592139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29351
-------------------------------------   ----- 
End-of-path arrival time (ps)           29351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell115   7875  29351  592139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29351
-------------------------------------   ----- 
End-of-path arrival time (ps)           29351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell136   7875  29351  592139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 592294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29196
-------------------------------------   ----- 
End-of-path arrival time (ps)           29196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell79   7720  29196  592294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 592294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29196
-------------------------------------   ----- 
End-of-path arrival time (ps)           29196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell112   7720  29196  592294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 592294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29196
-------------------------------------   ----- 
End-of-path arrival time (ps)           29196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell124   7720  29196  592294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 592294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29196
-------------------------------------   ----- 
End-of-path arrival time (ps)           29196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell138   7720  29196  592294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 592693p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28797
-------------------------------------   ----- 
End-of-path arrival time (ps)           28797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell125   7321  28797  592693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 592693p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28797
-------------------------------------   ----- 
End-of-path arrival time (ps)           28797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell127   7321  28797  592693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 595281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26209
-------------------------------------   ----- 
End-of-path arrival time (ps)           26209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell82   4733  26209  595281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 595281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26209
-------------------------------------   ----- 
End-of-path arrival time (ps)           26209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell84   4733  26209  595281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 595281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26209
-------------------------------------   ----- 
End-of-path arrival time (ps)           26209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell102   4733  26209  595281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 595281p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26209
-------------------------------------   ----- 
End-of-path arrival time (ps)           26209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell118   4733  26209  595281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 595282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell91   4732  26208  595282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 595282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell113   4732  26208  595282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 595282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell119   4732  26208  595282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 595282p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell139   4732  26208  595282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 595299p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26191
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell97   4715  26191  595299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595299p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26191
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell110   4715  26191  595299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 595299p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26191
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell114   4715  26191  595299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 596059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell111  24181  25431  596059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 596059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell122  24181  25431  596059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25412
-------------------------------------   ----- 
End-of-path arrival time (ps)           25412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell95  24162  25412  596078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 596078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25412
-------------------------------------   ----- 
End-of-path arrival time (ps)           25412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell117  24162  25412  596078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 596078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25412
-------------------------------------   ----- 
End-of-path arrival time (ps)           25412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell120  24162  25412  596078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 596078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25412
-------------------------------------   ----- 
End-of-path arrival time (ps)           25412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell128  24162  25412  596078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 597318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24172
-------------------------------------   ----- 
End-of-path arrival time (ps)           24172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell81   2696  24172  597318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 597318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24172
-------------------------------------   ----- 
End-of-path arrival time (ps)           24172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell88   2696  24172  597318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 597318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24172
-------------------------------------   ----- 
End-of-path arrival time (ps)           24172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell104   2696  24172  597318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 597324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24166
-------------------------------------   ----- 
End-of-path arrival time (ps)           24166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell87   2690  24166  597324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 597324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24166
-------------------------------------   ----- 
End-of-path arrival time (ps)           24166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53  11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53   3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18   2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18   3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell99   2690  24166  597324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 597324p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24166
-------------------------------------   ----- 
End-of-path arrival time (ps)           24166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q               macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell53   11287  12537  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q        macrocell53    3350  15887  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8         macrocell18    2240  18126  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q              macrocell18    3350  21476  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell123   2690  24166  597324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 597702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23788
-------------------------------------   ----- 
End-of-path arrival time (ps)           23788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell79  22538  23788  597702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 597702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23788
-------------------------------------   ----- 
End-of-path arrival time (ps)           23788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell112  22538  23788  597702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 597702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23788
-------------------------------------   ----- 
End-of-path arrival time (ps)           23788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell124  22538  23788  597702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 597702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23788
-------------------------------------   ----- 
End-of-path arrival time (ps)           23788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell138  22538  23788  597702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 598230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23260
-------------------------------------   ----- 
End-of-path arrival time (ps)           23260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell89  22010  23260  598230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 598230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23260
-------------------------------------   ----- 
End-of-path arrival time (ps)           23260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell101  22010  23260  598230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 598230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23260
-------------------------------------   ----- 
End-of-path arrival time (ps)           23260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell106  22010  23260  598230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 598230p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23260
-------------------------------------   ----- 
End-of-path arrival time (ps)           23260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell121  22010  23260  598230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 598629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22861
-------------------------------------   ----- 
End-of-path arrival time (ps)           22861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell85  21611  22861  598629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 598629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22861
-------------------------------------   ----- 
End-of-path arrival time (ps)           22861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell90  21611  22861  598629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 598629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22861
-------------------------------------   ----- 
End-of-path arrival time (ps)           22861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell100  21611  22861  598629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598629p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22861
-------------------------------------   ----- 
End-of-path arrival time (ps)           22861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell135  21611  22861  598629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 598710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell108  21530  22780  598710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 598710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell116  21530  22780  598710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 598710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell131  21530  22780  598710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 598710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell133  21530  22780  598710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 598779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22711
-------------------------------------   ----- 
End-of-path arrival time (ps)           22711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell80  21461  22711  598779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 598779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22711
-------------------------------------   ----- 
End-of-path arrival time (ps)           22711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell103  21461  22711  598779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 598779p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22711
-------------------------------------   ----- 
End-of-path arrival time (ps)           22711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell129  21461  22711  598779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 598955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22535
-------------------------------------   ----- 
End-of-path arrival time (ps)           22535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell85  21285  22535  598955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 598955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22535
-------------------------------------   ----- 
End-of-path arrival time (ps)           22535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell90  21285  22535  598955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 598955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22535
-------------------------------------   ----- 
End-of-path arrival time (ps)           22535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell100  21285  22535  598955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22535
-------------------------------------   ----- 
End-of-path arrival time (ps)           22535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell135  21285  22535  598955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 599178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell83  21062  22312  599178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 599178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell92  21062  22312  599178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 599178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell109  21062  22312  599178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599178p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22312
-------------------------------------   ----- 
End-of-path arrival time (ps)           22312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell140  21062  22312  599178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 599205p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22285
-------------------------------------   ----- 
End-of-path arrival time (ps)           22285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell78  21035  22285  599205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 599560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21930
-------------------------------------   ----- 
End-of-path arrival time (ps)           21930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell83  20680  21930  599560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 599560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21930
-------------------------------------   ----- 
End-of-path arrival time (ps)           21930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell92  20680  21930  599560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 599560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21930
-------------------------------------   ----- 
End-of-path arrival time (ps)           21930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell109  20680  21930  599560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21930
-------------------------------------   ----- 
End-of-path arrival time (ps)           21930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell140  20680  21930  599560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 599884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21606
-------------------------------------   ----- 
End-of-path arrival time (ps)           21606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell83  20356  21606  599884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 599884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21606
-------------------------------------   ----- 
End-of-path arrival time (ps)           21606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell92  20356  21606  599884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 599884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21606
-------------------------------------   ----- 
End-of-path arrival time (ps)           21606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell109  20356  21606  599884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21606
-------------------------------------   ----- 
End-of-path arrival time (ps)           21606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell140  20356  21606  599884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 600502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell108  19738  20988  600502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 600502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell116  19738  20988  600502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 600502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell131  19738  20988  600502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 600502p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell133  19738  20988  600502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 600804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20686
-------------------------------------   ----- 
End-of-path arrival time (ps)           20686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell108  19436  20686  600804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 600804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20686
-------------------------------------   ----- 
End-of-path arrival time (ps)           20686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell116  19436  20686  600804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 600804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20686
-------------------------------------   ----- 
End-of-path arrival time (ps)           20686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell131  19436  20686  600804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 600804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20686
-------------------------------------   ----- 
End-of-path arrival time (ps)           20686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell133  19436  20686  600804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 601425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20065
-------------------------------------   ----- 
End-of-path arrival time (ps)           20065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell77  18815  20065  601425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 601425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20065
-------------------------------------   ----- 
End-of-path arrival time (ps)           20065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell94  18815  20065  601425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 601425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20065
-------------------------------------   ----- 
End-of-path arrival time (ps)           20065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell96  18815  20065  601425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 601425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20065
-------------------------------------   ----- 
End-of-path arrival time (ps)           20065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell107  18815  20065  601425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 602027p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19463
-------------------------------------   ----- 
End-of-path arrival time (ps)           19463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell111  18213  19463  602027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 602027p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19463
-------------------------------------   ----- 
End-of-path arrival time (ps)           19463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell122  18213  19463  602027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 602042p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19448
-------------------------------------   ----- 
End-of-path arrival time (ps)           19448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell95  18198  19448  602042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 602042p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19448
-------------------------------------   ----- 
End-of-path arrival time (ps)           19448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell117  18198  19448  602042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 602042p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19448
-------------------------------------   ----- 
End-of-path arrival time (ps)           19448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell120  18198  19448  602042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 602042p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19448
-------------------------------------   ----- 
End-of-path arrival time (ps)           19448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell128  18198  19448  602042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 602139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19351
-------------------------------------   ----- 
End-of-path arrival time (ps)           19351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell95  18101  19351  602139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 602139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19351
-------------------------------------   ----- 
End-of-path arrival time (ps)           19351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell117  18101  19351  602139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 602139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19351
-------------------------------------   ----- 
End-of-path arrival time (ps)           19351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell120  18101  19351  602139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 602139p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19351
-------------------------------------   ----- 
End-of-path arrival time (ps)           19351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell128  18101  19351  602139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 602726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18764
-------------------------------------   ----- 
End-of-path arrival time (ps)           18764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell111  17514  18764  602726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 602726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18764
-------------------------------------   ----- 
End-of-path arrival time (ps)           18764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell122  17514  18764  602726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 603322p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18168
-------------------------------------   ----- 
End-of-path arrival time (ps)           18168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell78  16918  18168  603322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 603323p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell80  16917  18167  603323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 603323p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell103  16917  18167  603323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 603323p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell129  16917  18167  603323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 603407p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17533
-------------------------------------   ----- 
End-of-path arrival time (ps)           17533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  603407  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/main_1      macrocell19    6677   7887  603407  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/q           macrocell19    3350  11237  603407  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/enable  count7cell     6296  17533  603407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 603466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18024
-------------------------------------   ----- 
End-of-path arrival time (ps)           18024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell89  16774  18024  603466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 603466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18024
-------------------------------------   ----- 
End-of-path arrival time (ps)           18024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell101  16774  18024  603466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 603466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18024
-------------------------------------   ----- 
End-of-path arrival time (ps)           18024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell106  16774  18024  603466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 603466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18024
-------------------------------------   ----- 
End-of-path arrival time (ps)           18024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell121  16774  18024  603466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18003
-------------------------------------   ----- 
End-of-path arrival time (ps)           18003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell125  16753  18003  603487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603487p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18003
-------------------------------------   ----- 
End-of-path arrival time (ps)           18003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell127  16753  18003  603487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 603961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17529
-------------------------------------   ----- 
End-of-path arrival time (ps)           17529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell83  16279  17529  603961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 603961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17529
-------------------------------------   ----- 
End-of-path arrival time (ps)           17529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell92  16279  17529  603961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 603961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17529
-------------------------------------   ----- 
End-of-path arrival time (ps)           17529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell109  16279  17529  603961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 603961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17529
-------------------------------------   ----- 
End-of-path arrival time (ps)           17529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell140  16279  17529  603961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 604527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16963
-------------------------------------   ----- 
End-of-path arrival time (ps)           16963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell93  15713  16963  604527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16963
-------------------------------------   ----- 
End-of-path arrival time (ps)           16963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell98  15713  16963  604527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16963
-------------------------------------   ----- 
End-of-path arrival time (ps)           16963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell115  15713  16963  604527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16963
-------------------------------------   ----- 
End-of-path arrival time (ps)           16963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell136  15713  16963  604527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell108  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell116  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell131  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell133  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 605399p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16091
-------------------------------------   ----- 
End-of-path arrival time (ps)           16091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell78  14841  16091  605399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15686
-------------------------------------   ----- 
End-of-path arrival time (ps)           15686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell95  14436  15686  605804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 605804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15686
-------------------------------------   ----- 
End-of-path arrival time (ps)           15686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell117  14436  15686  605804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15686
-------------------------------------   ----- 
End-of-path arrival time (ps)           15686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell120  14436  15686  605804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15686
-------------------------------------   ----- 
End-of-path arrival time (ps)           15686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell128  14436  15686  605804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 605816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell111  14424  15674  605816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605816p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell122  14424  15674  605816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell80  14285  15535  605955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 605955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell103  14285  15535  605955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell129  14285  15535  605955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606221p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15269
-------------------------------------   ----- 
End-of-path arrival time (ps)           15269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell89  14019  15269  606221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606221p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15269
-------------------------------------   ----- 
End-of-path arrival time (ps)           15269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell101  14019  15269  606221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606221p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15269
-------------------------------------   ----- 
End-of-path arrival time (ps)           15269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell106  14019  15269  606221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606221p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15269
-------------------------------------   ----- 
End-of-path arrival time (ps)           15269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell121  14019  15269  606221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell89  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell101  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell106  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell121  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14964
-------------------------------------   ----- 
End-of-path arrival time (ps)           14964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell83  13714  14964  606526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 606526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14964
-------------------------------------   ----- 
End-of-path arrival time (ps)           14964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell92  13714  14964  606526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14964
-------------------------------------   ----- 
End-of-path arrival time (ps)           14964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell109  13714  14964  606526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14964
-------------------------------------   ----- 
End-of-path arrival time (ps)           14964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell140  13714  14964  606526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14409
-------------------------------------   ----- 
End-of-path arrival time (ps)           14409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell111  13159  14409  607081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14409
-------------------------------------   ----- 
End-of-path arrival time (ps)           14409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell122  13159  14409  607081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14393
-------------------------------------   ----- 
End-of-path arrival time (ps)           14393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell95  13143  14393  607097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14393
-------------------------------------   ----- 
End-of-path arrival time (ps)           14393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell117  13143  14393  607097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14393
-------------------------------------   ----- 
End-of-path arrival time (ps)           14393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell120  13143  14393  607097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607097p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14393
-------------------------------------   ----- 
End-of-path arrival time (ps)           14393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell128  13143  14393  607097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607141p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14349
-------------------------------------   ----- 
End-of-path arrival time (ps)           14349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell78  13099  14349  607141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14346
-------------------------------------   ----- 
End-of-path arrival time (ps)           14346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell80  13096  14346  607144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14346
-------------------------------------   ----- 
End-of-path arrival time (ps)           14346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell103  13096  14346  607144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14346
-------------------------------------   ----- 
End-of-path arrival time (ps)           14346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell129  13096  14346  607144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14135
-------------------------------------   ----- 
End-of-path arrival time (ps)           14135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell105  12885  14135  607355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14135
-------------------------------------   ----- 
End-of-path arrival time (ps)           14135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell126  12885  14135  607355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14135
-------------------------------------   ----- 
End-of-path arrival time (ps)           14135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell130  12885  14135  607355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14135
-------------------------------------   ----- 
End-of-path arrival time (ps)           14135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell132  12885  14135  607355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell108  12800  14050  607440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell116  12800  14050  607440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell131  12800  14050  607440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell133  12800  14050  607440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14022
-------------------------------------   ----- 
End-of-path arrival time (ps)           14022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell82  12772  14022  607468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14022
-------------------------------------   ----- 
End-of-path arrival time (ps)           14022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell84  12772  14022  607468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14022
-------------------------------------   ----- 
End-of-path arrival time (ps)           14022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell102  12772  14022  607468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14022
-------------------------------------   ----- 
End-of-path arrival time (ps)           14022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell118  12772  14022  607468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell97  12752  14002  607488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell110  12752  14002  607488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell114  12752  14002  607488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13852
-------------------------------------   ----- 
End-of-path arrival time (ps)           13852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell91  12602  13852  607638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13852
-------------------------------------   ----- 
End-of-path arrival time (ps)           13852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell113  12602  13852  607638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13852
-------------------------------------   ----- 
End-of-path arrival time (ps)           13852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell119  12602  13852  607638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13852
-------------------------------------   ----- 
End-of-path arrival time (ps)           13852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell139  12602  13852  607638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           13606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell86  12356  13606  607884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           13606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell134  12356  13606  607884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           13606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell137  12356  13606  607884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell80  12279  13529  607961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell103  12279  13529  607961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell129  12279  13529  607961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell111  11907  13157  608333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608333p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell122  11907  13157  608333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608351p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell95  11889  13139  608351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608351p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell117  11889  13139  608351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608351p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell120  11889  13139  608351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608351p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell128  11889  13139  608351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell87  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell99  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell123  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12986
-------------------------------------   ----- 
End-of-path arrival time (ps)           12986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell78  11736  12986  608504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12784
-------------------------------------   ----- 
End-of-path arrival time (ps)           12784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell85  11534  12784  608706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12784
-------------------------------------   ----- 
End-of-path arrival time (ps)           12784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell90  11534  12784  608706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12784
-------------------------------------   ----- 
End-of-path arrival time (ps)           12784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell100  11534  12784  608706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608706p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12784
-------------------------------------   ----- 
End-of-path arrival time (ps)           12784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell135  11534  12784  608706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell77  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell94  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell96  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell107  11459  12709  608781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell108  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell116  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell131  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell133  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12471
-------------------------------------   ----- 
End-of-path arrival time (ps)           12471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell89  11221  12471  609019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12471
-------------------------------------   ----- 
End-of-path arrival time (ps)           12471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell101  11221  12471  609019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12471
-------------------------------------   ----- 
End-of-path arrival time (ps)           12471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell106  11221  12471  609019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12471
-------------------------------------   ----- 
End-of-path arrival time (ps)           12471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell121  11221  12471  609019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11953
-------------------------------------   ----- 
End-of-path arrival time (ps)           11953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell77  10703  11953  609537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11953
-------------------------------------   ----- 
End-of-path arrival time (ps)           11953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell94  10703  11953  609537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11953
-------------------------------------   ----- 
End-of-path arrival time (ps)           11953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell96  10703  11953  609537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11953
-------------------------------------   ----- 
End-of-path arrival time (ps)           11953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell107  10703  11953  609537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609542p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11948
-------------------------------------   ----- 
End-of-path arrival time (ps)           11948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell125  10698  11948  609542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609542p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11948
-------------------------------------   ----- 
End-of-path arrival time (ps)           11948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell127  10698  11948  609542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell125  10662  11912  609578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609578p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell127  10662  11912  609578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell93  10644  11894  609596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell98  10644  11894  609596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell115  10644  11894  609596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell136  10644  11894  609596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell85  10604  11854  609636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell90  10604  11854  609636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell100  10604  11854  609636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609636p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell135  10604  11854  609636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell79  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell112  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell124  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell138  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           11779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell83  10529  11779  609711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           11779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell92  10529  11779  609711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           11779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell109  10529  11779  609711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609711p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           11779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell140  10529  11779  609711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609835p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell81  10405  11655  609835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609835p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell88  10405  11655  609835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609835p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell104  10405  11655  609835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell89  10239  11489  610001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell101  10239  11489  610001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell106  10239  11489  610001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell121  10239  11489  610001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell79   9984  11234  610256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell112   9984  11234  610256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell124   9984  11234  610256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell138   9984  11234  610256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell77   9806  11056  610434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell94   9806  11056  610434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell96   9806  11056  610434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell107   9806  11056  610434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell85   9791  11041  610449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell90   9791  11041  610449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell100   9791  11041  610449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell135   9791  11041  610449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell125   9784  11034  610456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell127   9784  11034  610456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell93   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell98   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell115   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell136   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 610541p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10949
-------------------------------------   ----- 
End-of-path arrival time (ps)           10949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  585605  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell73   9009  10949  610541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610563p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell78   9677  10927  610563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610623p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell125   9617  10867  610623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610623p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell127   9617  10867  610623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell93   9602  10852  610638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell98   9602  10852  610638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell115   9602  10852  610638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell136   9602  10852  610638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell79   9366  10616  610874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell112   9366  10616  610874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell124   9366  10616  610874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610874p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell138   9366  10616  610874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell93   9327  10577  610913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell98   9327  10577  610913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell115   9327  10577  610913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell136   9327  10577  610913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell79   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell112   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell124   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell138   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell79   9081  10331  611159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell112   9081  10331  611159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell124   9081  10331  611159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell138   9081  10331  611159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell77   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell94   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell96   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611362p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell107   8878  10128  611362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611371p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell80   8869  10119  611371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611371p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell103   8869  10119  611371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611371p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell129   8869  10119  611371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell125   8768  10018  611472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell127   8768  10018  611472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell105   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell126   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell130   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell132   8706   9956  611534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 611550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9940
-------------------------------------   ---- 
End-of-path arrival time (ps)           9940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  586062  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell72   8000   9940  611550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell86   8514   9764  611726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell134   8514   9764  611726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell137   8514   9764  611726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell105   8498   9748  611742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell126   8498   9748  611742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell130   8498   9748  611742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611742p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell132   8498   9748  611742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 611867p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9623
-------------------------------------   ---- 
End-of-path arrival time (ps)           9623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  586369  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell74   7683   9623  611867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611991p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell86   8249   9499  611991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611991p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell134   8249   9499  611991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611991p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9499
-------------------------------------   ---- 
End-of-path arrival time (ps)           9499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell137   8249   9499  611991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611998p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9492
-------------------------------------   ---- 
End-of-path arrival time (ps)           9492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell85   8242   9492  611998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611998p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9492
-------------------------------------   ---- 
End-of-path arrival time (ps)           9492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell90   8242   9492  611998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611998p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9492
-------------------------------------   ---- 
End-of-path arrival time (ps)           9492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell100   8242   9492  611998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611998p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9492
-------------------------------------   ---- 
End-of-path arrival time (ps)           9492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell135   8242   9492  611998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell105   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell126   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell130   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612002p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell132   8238   9488  612002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 612021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  586518  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell71   7529   9469  612021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell93   8212   9462  612028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell98   8212   9462  612028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell115   8212   9462  612028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell136   8212   9462  612028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell86   8196   9446  612044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell134   8196   9446  612044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612044p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell137   8196   9446  612044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell86   7823   9073  612417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell134   7823   9073  612417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell137   7823   9073  612417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell105   7818   9068  612422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell126   7818   9068  612422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell130   7818   9068  612422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell132   7818   9068  612422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell77   7423   8673  612817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell94   7423   8673  612817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell96   7423   8673  612817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell107   7423   8673  612817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 612835p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  586455  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell75   6715   8655  612835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell91   7327   8577  612913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell113   7327   8577  612913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell119   7327   8577  612913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell139   7327   8577  612913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell82   7324   8574  612916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell84   7324   8574  612916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell102   7324   8574  612916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell118   7324   8574  612916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612951p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell97   7289   8539  612951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612951p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell110   7289   8539  612951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612951p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell114   7289   8539  612951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 612972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  612972  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clk_en      statuscell1    8718   9928  612972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell82   6709   7959  613531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell84   6709   7959  613531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell102   6709   7959  613531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell118   6709   7959  613531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613876p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell81   6364   7614  613876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613876p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell88   6364   7614  613876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613876p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell104   6364   7614  613876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614171p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell81   6069   7319  614171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614171p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell88   6069   7319  614171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614171p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell104   6069   7319  614171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell86   6052   7302  614188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell134   6052   7302  614188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell137   6052   7302  614188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell105   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell126   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell130   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  583462  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell132   6042   7292  614198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell82   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell84   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell102   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell118   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614318p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  603407  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/load  count7cell     4112   5322  614318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell87   5797   7047  614443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell99   5797   7047  614443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell123   5797   7047  614443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell81   5784   7034  614456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell88   5784   7034  614456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614456p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell104   5784   7034  614456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell91   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell113   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell119   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell139   5682   6932  614558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell97   5670   6920  614570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell110   5670   6920  614570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614570p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  589618  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell114   5670   6920  614570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_192/clk_en
Capture Clock  : Net_192/clock_0
Path slack     : 614593p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  612972  RISE       1
Net_192/clk_en                       macrocell141   7097   8307  614593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614593p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  612972  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clk_en     macrocell143   7097   8307  614593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 614776p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  586130  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell76   4774   6714  614776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell91   5440   6690  614800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell113   5440   6690  614800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell119   5440   6690  614800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell139   5440   6690  614800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell87   5433   6683  614807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell99   5433   6683  614807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell123   5433   6683  614807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615041p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell91   5199   6449  615041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615041p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell113   5199   6449  615041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615041p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell119   5199   6449  615041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615041p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell139   5199   6449  615041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell97   5174   6424  615066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell110   5174   6424  615066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell114   5174   6424  615066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell87   5147   6397  615093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell99   5147   6397  615093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  589207  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell123   5147   6397  615093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell82   5026   6276  615214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell84   5026   6276  615214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell102   5026   6276  615214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell118   5026   6276  615214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell97   5002   6252  615238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell110   5002   6252  615238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell114   5002   6252  615238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 615944p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_192/q                          macrocell141   1250   1250  615944  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/status_0  statuscell1    7306   8556  615944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell87   4110   5360  616130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell99   4110   5360  616130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell123   4110   5360  616130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell81   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell88   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616133p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  590638  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell104   4107   5357  616133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell87   3313   4563  616927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell99   3313   4563  616927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616927p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell123   3313   4563  616927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell81   3279   4529  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell88   3279   4529  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  591312  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell104   3279   4529  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell82   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell84   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell102   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell118   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 617131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell91   3109   4359  617131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell113   3109   4359  617131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell119   3109   4359  617131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 617131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell139   3109   4359  617131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617274p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell97   2966   4216  617274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 617274p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell110   2966   4216  617274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617274p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  588899  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell114   2966   4216  617274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617664p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  612972  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4026   5236  617664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:nrq_reg\/q
Path End       : Net_192/main_1
Capture Clock  : Net_192/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:nrq_reg\/q  macrocell143   1250   1250  617939  RISE       1
Net_192/main_1               macrocell141   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15993
-------------------------------------   ----- 
End-of-path arrival time (ps)           15993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1061150  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      8535   9785  1061150  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350  13135  1061150  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2858  15993  1061150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12636
-------------------------------------   ----- 
End-of-path arrival time (ps)           12636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell5    5781   7031  1065337  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350  10381  1065337  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2255  12636  1065337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1065574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17259
-------------------------------------   ----- 
End-of-path arrival time (ps)           17259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065574  RISE       1
\UART:BUART:tx_status_0\/main_2              macrocell3      7038   7228  1065574  RISE       1
\UART:BUART:tx_status_0\/q                   macrocell3      3350  10578  1065574  RISE       1
\UART:BUART:sTX:TxSts\/status_0              statusicell1    6681  17259  1065574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1068669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14164
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068669  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      2878   6458  1068669  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      3350   9808  1068669  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    4357  14164  1068669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065574  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6914   7104  1070219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071518p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell39   1250   1250  1061150  RISE       1
\UART:BUART:txn\/main_2    macrocell37   7055   8305  1071518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071732p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell43     1250   1250  1068092  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4341   5591  1071732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell39     1250   1250  1061150  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4065   5315  1072008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell38     1250   1250  1061602  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4039   5289  1072034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1061150  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell38   6138   7388  1072435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1061150  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell40   6138   7388  1072435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072552p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072552  RISE       1
\UART:BUART:txn\/main_3                macrocell37     2901   7271  1072552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072575p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065574  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell38     7058   7248  1072575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072575p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065574  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell40     7058   7248  1072575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065574  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell39     7038   7228  1072595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065574  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell41     7038   7228  1072595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072648p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1072648  RISE       1
\UART:BUART:txn\/main_5                      macrocell37     6985   7175  1072648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  1066843  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3381   4631  1072692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  1072741  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3333   4583  1072741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell43   5781   7031  1072792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell44   5781   7031  1072792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell51   5781   7031  1072792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell38   1250   1250  1061602  RISE       1
\UART:BUART:txn\/main_1    macrocell37   5690   6940  1072883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1061150  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell39   5560   6810  1073013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell39   1250   1250  1061150  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell41   5560   6810  1073013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1068092  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell45   5255   6505  1073319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1068092  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell46   5255   6505  1073319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell43   1250   1250  1068092  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell48   5255   6505  1073319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell40   1250   1250  1062078  RISE       1
\UART:BUART:txn\/main_4    macrocell37   5203   6453  1073370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1072648  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell38     6106   6296  1073528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1072648  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell40     6106   6296  1073528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1061602  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell38   4775   6025  1073798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1061602  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell40   4775   6025  1073798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell45   4046   5986  1073837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell46   4046   5986  1073837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073843  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell45   4040   5980  1073843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073843p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073843  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell46   4040   5980  1073843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066913  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell39     2309   5889  1073935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073985  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell45   3898   5838  1073985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073985  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell46   3898   5838  1073985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1062078  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell38   4288   5538  1074286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1062078  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell40   4288   5538  1074286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066843  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell43   4276   5526  1074298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066843  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell44   4276   5526  1074298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066843  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell51   4276   5526  1074298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072741  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell45   4249   5499  1074325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072741  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell46   4249   5499  1074325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1074407  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell39   4166   5416  1074407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1066983  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell43   4135   5385  1074438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell45   1250   1250  1066983  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell44   4135   5385  1074438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell45   1250   1250  1066983  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell51   4135   5385  1074438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1061602  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell39   4101   5351  1074472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell38   1250   1250  1061602  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell41   4101   5351  1074472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell41   1250   1250  1074407  RISE       1
\UART:BUART:txn\/main_6   macrocell37   4096   5346  1074477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1062078  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell39   3620   4870  1074954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell40   1250   1250  1062078  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell41   3620   4870  1074954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1074407  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell38   3612   4862  1074961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1074407  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell40   3612   4862  1074961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073843  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell43   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073843  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell44   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell43   2544   4484  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073837  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell44   2544   4484  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell45   3134   4384  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell46   3134   4384  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell46   1250   1250  1065337  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell48   3134   4384  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1068092  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell43   3026   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell43   1250   1250  1068092  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell44   3026   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell43   1250   1250  1068092  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell51   3026   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073985  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell43   2278   4218  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073985  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell44   2278   4218  1075605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell44     1250   1250  1071343  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3323   4573  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell47   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell49   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell50   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075637  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell47   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell47   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell49   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell50   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell52   1250   1250  1075667  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell46   2906   4156  1075667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066843  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell45   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1066843  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell46   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  1066843  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell48   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1066983  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell45   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1066983  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell46   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell45   1250   1250  1066983  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell48   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  1069500  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell49   2557   3807  1076016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1076017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell49   1250   1250  1069500  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell43   2556   3806  1076017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  1069500  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell51   2556   3806  1076017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1076021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072741  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell43   2553   3803  1076021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  1072741  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell44   2553   3803  1076021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1072741  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell51   2553   3803  1076021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069533  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell49   2526   3776  1076048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069533  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell50   2526   3776  1076048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1076051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069533  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell43   2522   3772  1076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1069533  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell51   2522   3772  1076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell37   1250   1250  1076256  RISE       1
\UART:BUART:txn\/main_0  macrocell37   2318   3568  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell51    1250   1250  1078711  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2872   4122  1078711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49969636p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26134
-------------------------------------   ----- 
End-of-path arrival time (ps)           26134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     6998  10498  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  13848  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   7157  21004  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  26134  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26134  49969636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 49972936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21004
-------------------------------------   ----- 
End-of-path arrival time (ps)           21004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     6998  10498  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  13848  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   7157  21004  49972936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49973214p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22556
-------------------------------------   ----- 
End-of-path arrival time (ps)           22556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4906  10826  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15956  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15956  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  19256  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  19256  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  22556  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  22556  49973214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49973253p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22517
-------------------------------------   ----- 
End-of-path arrival time (ps)           22517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4867  10787  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15917  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15917  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19217  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19217  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22517  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22517  49973253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49973854p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20086
-------------------------------------   ----- 
End-of-path arrival time (ps)           20086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell11     6998  10498  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  13848  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   6239  20086  49973854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49974071p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21699
-------------------------------------   ----- 
End-of-path arrival time (ps)           21699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                                    macrocell155     1250   1250  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_0                macrocell22      9673  10923  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14273  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   2295  16569  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell14   5130  21699  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell15      0  21699  49974071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49976452p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17488
-------------------------------------   ----- 
End-of-path arrival time (ps)           17488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                                    macrocell155     1250   1250  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_0                macrocell22      9673  10923  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14273  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell15   3215  17488  49976452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49976514p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19256
-------------------------------------   ----- 
End-of-path arrival time (ps)           19256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4906  10826  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15956  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15956  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  19256  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  19256  49976514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49976553p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19217
-------------------------------------   ----- 
End-of-path arrival time (ps)           19217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4867  10787  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15917  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15917  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19217  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19217  49976553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 49977371p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16569
-------------------------------------   ----- 
End-of-path arrival time (ps)           16569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                                    macrocell155     1250   1250  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_0                macrocell22      9673  10923  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14273  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   2295  16569  49977371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49977620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21880
-------------------------------------   ----- 
End-of-path arrival time (ps)           21880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell14     8782  12282  49977620  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  15632  49977620  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    6249  21880  49977620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49978511p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15429
-------------------------------------   ----- 
End-of-path arrival time (ps)           15429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q                                    macrocell64     1250   1250  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     7631   8881  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350  12231  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   3197  15429  49978511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49978848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20652
-------------------------------------   ----- 
End-of-path arrival time (ps)           20652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell13     7040  10430  49978848  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350  13780  49978848  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    6872  20652  49978848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 49979408p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q                                    macrocell64     1250   1250  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     7631   8881  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350  12231  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   2300  14532  49979408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49979814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15956
-------------------------------------   ----- 
End-of-path arrival time (ps)           15956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4906  10826  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15956  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15956  49979814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49979853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15917
-------------------------------------   ----- 
End-of-path arrival time (ps)           15917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4867  10787  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15917  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15917  49979853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 49980064p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q                                    macrocell154     1250   1250  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell26      2300   3550  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell26      3350   6900  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell14   6976  13876  49980064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1251\/main_7
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49980220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16270
-------------------------------------   ----- 
End-of-path arrival time (ps)           16270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q       macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:Net_1251_split\/main_4  macrocell62   9378  10628  49980220  RISE       1
\PM1_DirCounter:Net_1251_split\/q       macrocell62   3350  13978  49980220  RISE       1
\PM1_DirCounter:Net_1251\/main_7        macrocell57   2292  16270  49980220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49980938p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q                                    macrocell154     1250   1250  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/main_2          macrocell26      2300   3550  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell26      3350   6900  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell15   6102  13002  49980938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 49981040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18460
-------------------------------------   ----- 
End-of-path arrival time (ps)           18460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:status_tc\/main_1         macrocell21      3258   9178  49981040  RISE       1
\PM2_HA_TIMER:TimerUDB:status_tc\/q              macrocell21      3350  12528  49981040  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     5932  18460  49981040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49982135p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11805
-------------------------------------   ----- 
End-of-path arrival time (ps)           11805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   5885  11805  49982135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49982391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17109
-------------------------------------   ----- 
End-of-path arrival time (ps)           17109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell25      5006   8506  49982391  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell25      3350  11856  49982391  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell7     5253  17109  49982391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49982559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   5461  11381  49982559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49983079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10861
-------------------------------------   ----- 
End-of-path arrival time (ps)           10861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                                    macrocell148     1250   1250  49980698  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell15   9611  10861  49983079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 49983114p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10826
-------------------------------------   ----- 
End-of-path arrival time (ps)           10826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4906  10826  49983114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 49983153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4867  10787  49983153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 49983651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     9339  12839  49983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell59         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49983660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15840
-------------------------------------   ----- 
End-of-path arrival time (ps)           15840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT     slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell14   1370   1370  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell15      0   1370  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell15   2260   3630  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell23      4436   8066  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell23      3350  11416  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     4424  15840  49983660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 49983716p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12224
-------------------------------------   ----- 
End-of-path arrival time (ps)           12224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q             macrocell35   1250   1250  49983716  RISE       1
\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\/main_1  macrocell20   5314   6564  49983716  RISE       1
\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\/q       macrocell20   3350   9914  49983716  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/enable    count7cell    2311  12224  49983716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 49983998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                                    macrocell148     1250   1250  49980698  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell14   8692   9942  49983998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49984193p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15307
-------------------------------------   ----- 
End-of-path arrival time (ps)           15307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                macrocell148   1250   1250  49980698  RISE       1
\PM2_DirCounter:Net_530\/main_1            macrocell27    7024   8274  49984193  RISE       1
\PM2_DirCounter:Net_530\/q                 macrocell27    3350  11624  49984193  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_0  statusicell8   3683  15307  49984193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49984195p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15305
-------------------------------------   ----- 
End-of-path arrival time (ps)           15305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q                macrocell148   1250   1250  49980698  RISE       1
\PM2_DirCounter:Net_611\/main_1            macrocell28    7024   8274  49984195  RISE       1
\PM2_DirCounter:Net_611\/q                 macrocell28    3350  11624  49984195  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_1  statusicell8   3681  15305  49984195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 49984225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15275
-------------------------------------   ----- 
End-of-path arrival time (ps)           15275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:status_tc\/main_1         macrocell10     3078   8998  49984225  RISE       1
\PM1_HA_TIMER:TimerUDB:status_tc\/q              macrocell10     3350  12348  49984225  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2927  15275  49984225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49984234p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15266
-------------------------------------   ----- 
End-of-path arrival time (ps)           15266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell12     3856   7486  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350  10836  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    4430  15266  49984234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49984371p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                macrocell57    1250   1250  49981162  RISE       1
\PM1_DirCounter:Net_530\/main_1            macrocell16    8199   9449  49984371  RISE       1
\PM1_DirCounter:Net_530\/q                 macrocell16    3350  12799  49984371  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_0  statusicell5   2330  15129  49984371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49984380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15120
-------------------------------------   ----- 
End-of-path arrival time (ps)           15120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                macrocell57    1250   1250  49981162  RISE       1
\PM1_DirCounter:Net_611\/main_1            macrocell17    8199   9449  49984380  RISE       1
\PM1_DirCounter:Net_611\/q                 macrocell17    3350  12799  49984380  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_1  statusicell5   2321  15120  49984380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 49984462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                                    macrocell57     1250   1250  49981162  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   8228   9478  49984462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1251\/main_7
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49984524p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q     macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:Net_1251_split\/main_6  macrocell144   5079   6329  49984524  RISE       1
\PM2_DirCounter:Net_1251_split\/q       macrocell144   3350   9679  49984524  RISE       1
\PM2_DirCounter:Net_1251\/main_7        macrocell148   2287  11966  49984524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 49984706p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11784
-------------------------------------   ----- 
End-of-path arrival time (ps)           11784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     8394  11784  49984706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell58         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49984751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   3269   9189  49984751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49984752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  49973253  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   3268   9188  49984752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49984961p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   3059   8979  49984961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49985078p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8862
-------------------------------------   ---- 
End-of-path arrival time (ps)           8862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  49973214  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   2942   8862  49985078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1251\/main_4
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49985299p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11191
-------------------------------------   ----- 
End-of-path arrival time (ps)           11191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:Net_1251\/main_4   macrocell57   9941  11191  49985299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1203\/main_4
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49985363p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:Net_1203\/main_4   macrocell64   9877  11127  49985363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49985363p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q         macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_3  macrocell70   9877  11127  49985363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 49985380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q                                    macrocell57     1250   1250  49981162  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   7310   8560  49985380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Net_1275\/main_0
Capture Clock  : \PM1_DirCounter:Net_1275\/clock_0
Path slack     : 49985992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Net_1275\/main_0                             macrocell60     6998  10498  49985992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1275\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Net_1275\/main_1
Capture Clock  : \PM1_DirCounter:Net_1275\/clock_0
Path slack     : 49986060p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10430
-------------------------------------   ----- 
End-of-path arrival time (ps)           10430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  49969703  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  49969703  RISE       1
\PM1_DirCounter:Net_1275\/main_1                             macrocell60     7040  10430  49986060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1275\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1203\/main_0
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49986177p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  49970722  RISE       1
\PM1_DirCounter:Net_1203\/main_0  macrocell64   9063  10313  49986177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49986177p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q               macrocell67   1250   1250  49970722  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_0  macrocell70   9063  10313  49986177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 49986696p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -4060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q        macrocell29   1250   1250  49986696  RISE       1
\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\/main_1  macrocell9    2318   3568  49986696  RISE       1
\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\/q       macrocell9    3350   6918  49986696  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/enable    count7cell    2326   9244  49986696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 49986713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q                              macrocell64   1250   1250  49976108  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   8527   9777  49986713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell63         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49987046p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  49982371  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_1  macrocell69   8194   9444  49987046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1251\/main_1
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49987079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  49970722  RISE       1
\PM1_DirCounter:Net_1251\/main_1  macrocell57   8161   9411  49987079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1203\/main_2
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49987105p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  49982371  RISE       1
\PM1_DirCounter:Net_1203\/main_2         macrocell64   8135   9385  49987105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49987105p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  49982371  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_1  macrocell70   8135   9385  49987105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 49987134p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9736
-------------------------------------   ---- 
End-of-path arrival time (ps)           9736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  49987134  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell4   8486   9736  49987134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49987137p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  49987134  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell5   8483   9733  49987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1260\/main_3
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 49987293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  49984811  RISE       1
\PM1_DirCounter:Net_1260\/main_3     macrocell67   7947   9197  49987293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49987293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q     macrocell70   1250   1250  49984811  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_5  macrocell68   7947   9197  49987293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49987482p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q         macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_3  macrocell69   7758   9008  49987482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49987733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             50000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                             macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell7  11017  12267  49987733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49987833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9037
-------------------------------------   ---- 
End-of-path arrival time (ps)           9037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  49987134  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell6   7787   9037  49987833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 49987838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q  macrocell55   1250   1250  49987134  RISE       1
Net_690/main_0                           macrocell56   7402   8652  49987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49987852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           11648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q                macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_2  statusicell8  10398  11648  49987852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_2
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49987945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8545
-------------------------------------   ---- 
End-of-path arrival time (ps)           8545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  49982371  RISE       1
\PM1_DirCounter:Net_1251\/main_2         macrocell57   7295   8545  49987945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 49987984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell150     5006   8506  49987984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell150        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Net_1275\/main_0
Capture Clock  : \PM2_DirCounter:Net_1275\/clock_0
Path slack     : 49987984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  49976489  RISE       1
\PM2_DirCounter:Net_1275\/main_0                             macrocell151     5006   8506  49987984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1275\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49988113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q               macrocell67   1250   1250  49970722  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_0  macrocell69   7127   8377  49988113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49988143p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11357
-------------------------------------   ----- 
End-of-path arrival time (ps)           11357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell24      2299   5689  49988143  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell24      3350   9039  49988143  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2318  11357  49988143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49988231p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  49987134  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell7   7389   8639  49988231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49988368p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  49978473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   4362   5572  49988368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 49988373p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  49978473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   4357   5567  49988373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 49988424p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT     slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell14   1370   1370  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell15      0   1370  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell15   2260   3630  49983660  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell152     4436   8066  49988424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell152        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49988449p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11051
-------------------------------------   ----- 
End-of-path arrival time (ps)           11051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q          macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_3  statusicell8   9801  11051  49988449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49988512p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  49983955  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_2   macrocell68   6728   7978  49988512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1260\/main_2
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 49988669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  49984724  RISE       1
\PM1_DirCounter:Net_1260\/main_2     macrocell67   6571   7821  49988669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49988669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7821
-------------------------------------   ---- 
End-of-path arrival time (ps)           7821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q     macrocell69   1250   1250  49984724  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_4  macrocell68   6571   7821  49988669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 49988742p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  49978842  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   3988   5198  49988742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49988744p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  49978842  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   3986   5196  49988744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_3
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49989034p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  49983955  RISE       1
\PM1_DirCounter:Net_1251\/main_3         macrocell57   6206   7456  49989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49989120p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q       macrocell70   1250   1250  49984811  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_5  macrocell69   6120   7370  49989120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:Net_1203\/main_3
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49989121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7369
-------------------------------------   ---- 
End-of-path arrival time (ps)           7369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  49983955  RISE       1
\PM1_DirCounter:Net_1203\/main_3         macrocell64   6119   7369  49989121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49989121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7369
-------------------------------------   ---- 
End-of-path arrival time (ps)           7369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  49983955  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_2  macrocell70   6119   7369  49989121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 49989128p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q         macrocell55    1250   1250  49987134  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   9122  10372  49989128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1203\/main_4
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49989169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:Net_1203\/main_4   macrocell154   6071   7321  49989169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49989169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q         macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_3  macrocell158   6071   7321  49989169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Net_1203\/main_1
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49989269p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1203\/q       macrocell64   1250   1250  49976108  RISE       1
\PM1_DirCounter:Net_1203\/main_1  macrocell64   5971   7221  49989269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1260\/main_0
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 49989309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:Net_1260\/main_0  macrocell155   5931   7181  49989309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49989309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q               macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_0  macrocell157   5931   7181  49989309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1203\/main_3
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49989440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  49985321  RISE       1
\PM2_DirCounter:Net_1203\/main_3         macrocell154   5800   7050  49989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49989440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q   macrocell36    1250   1250  49985321  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_2  macrocell158   5800   7050  49989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1203\/main_5
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49989449p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  49984724  RISE       1
\PM1_DirCounter:Net_1203\/main_5     macrocell64   5791   7041  49989449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49989449p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q       macrocell69   1250   1250  49984724  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_4  macrocell70   5791   7041  49989449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49989467p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  49978473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   3263   4473  49989467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49989472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT     slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  49978473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   3258   4468  49989472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49989792p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  49978842  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2938   4148  49989792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49989795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  49978842  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2935   4145  49989795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Net_1251\/main_0
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49989858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1251\/q       macrocell57   1250   1250  49981162  RISE       1
\PM1_DirCounter:Net_1251\/main_0  macrocell57   5382   6632  49989858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Net_1275\/main_1
Capture Clock  : \PM2_DirCounter:Net_1275\/clock_0
Path slack     : 49989880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  49978385  RISE       1
\PM2_DirCounter:Net_1275\/main_1                             macrocell151     3220   6610  49989880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1275\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_2
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49989887p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  49983716  RISE       1
\PM2_DirCounter:Net_1251\/main_2         macrocell148   5353   6603  49989887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49989887p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  49983716  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_1   macrocell156   5353   6603  49989887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 49989922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  49984234  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     2938   6568  49989922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell61         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49990131p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  49969636  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    5869   9369  49990131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1203\/main_0
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49990163p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:Net_1203\/main_0  macrocell154   5077   6327  49990163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49990163p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q               macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_0  macrocell158   5077   6327  49990163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1251\/main_6
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49990176p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:Net_1251\/main_6     macrocell148   5064   6314  49990176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49990176p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q     macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_5  macrocell156   5064   6314  49990176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49990277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  49982371  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_1   macrocell68   4963   6213  49990277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1251\/main_5
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49990344p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  49984724  RISE       1
\PM1_DirCounter:Net_1251\/main_5     macrocell57   4896   6146  49990344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1260\/main_1
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 49990400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:Net_1260\/main_1   macrocell67   4840   6090  49990400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49990400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q       macrocell68   1250   1250  49980220  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_3  macrocell68   4840   6090  49990400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49990451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9049
-------------------------------------   ---- 
End-of-path arrival time (ps)           9049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  49976489  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     5549   9049  49990451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1251\/main_5
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49990490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  49985431  RISE       1
\PM2_DirCounter:Net_1251\/main_5     macrocell148   4750   6000  49990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49990490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q     macrocell157   1250   1250  49985431  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_4  macrocell156   4750   6000  49990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 49990591p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:cntr_load\/q             macrocell54   1250   1250  49990591  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/load  count7cell    2799   4049  49990591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 49990611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  49990611  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell11   5009   6259  49990611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 49990612p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  49990611  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell10   5008   6258  49990612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1251\/main_1
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49990725p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:Net_1251\/main_1  macrocell148   4515   5765  49990725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49990725p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1260\/q             macrocell155   1250   1250  49974071  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_0  macrocell156   4515   5765  49990725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 49990779p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:cntr_load\/q             macrocell145   1250   1250  49990779  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/load  count7cell     2611   3861  49990779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 49990801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  49978385  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell149     2299   5689  49990801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell149        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1251\/main_6
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 49990804p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  49984811  RISE       1
\PM1_DirCounter:Net_1251\/main_6     macrocell57   4436   5686  49990804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_3
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49990970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  49985321  RISE       1
\PM2_DirCounter:Net_1251\/main_3         macrocell148   4270   5520  49990970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49990970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  49985321  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_2   macrocell156   4270   5520  49990970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49991085p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q   macrocell36    1250   1250  49985321  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_2  macrocell157   4155   5405  49991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1260\/main_3
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 49991266p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:Net_1260\/main_3     macrocell155   3974   5224  49991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49991266p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q       macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_5  macrocell157   3974   5224  49991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49991294p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  49990611  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell13   4326   5576  49991294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1203\/main_5
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49991298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  49985431  RISE       1
\PM2_DirCounter:Net_1203\/main_5     macrocell154   3942   5192  49991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49991298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q       macrocell157   1250   1250  49985431  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_4  macrocell158   3942   5192  49991298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1260\/main_0
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 49991341p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  49970722  RISE       1
\PM1_DirCounter:Net_1260\/main_0  macrocell67   3899   5149  49991341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49991341p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q             macrocell67   1250   1250  49970722  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_0  macrocell68   3899   5149  49991341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49991405p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q       macrocell69   1250   1250  49984724  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_4  macrocell69   3835   5085  49991405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 49991467p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  49983955  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_3  macrocell66   3773   5023  49991467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49991483p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  49983955  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_2  macrocell69   3757   5007  49991483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Net_1251\/main_0
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49991652p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1251\/q       macrocell148   1250   1250  49980698  RISE       1
\PM2_DirCounter:Net_1251\/main_0  macrocell148   3588   4838  49991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 49991701p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  49990611  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell12   3919   5169  49991701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1260\/main_1
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 49991739p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:Net_1260\/main_1   macrocell155   3501   4751  49991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49991739p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q         macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_3  macrocell157   3501   4751  49991739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 49991784p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  49982371  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_3  macrocell65   3456   4706  49991784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992208p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  49992208  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_1           macrocell54   2342   4282  49992208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992208p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  49992208  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2       macrocell55   2342   4282  49992208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992213p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell     1940   1940  49992213  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_1           macrocell145   2337   4277  49992213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992213p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell     1940   1940  49992213  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2       macrocell146   2337   4277  49992213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992214p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  49992214  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_0           macrocell54   2336   4276  49992214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992214p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  49992214  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1       macrocell55   2336   4276  49992214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_2
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992221p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  49992221  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_2           macrocell54   2329   4269  49992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992221p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  49992221  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3       macrocell55   2329   4269  49992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell     1940   1940  49992222  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_0           macrocell145   2328   4268  49992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992222p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell     1940   1940  49992222  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1       macrocell146   2328   4268  49992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_5
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  49992226  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_5           macrocell54   2324   4264  49992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  49992226  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6       macrocell55   2324   4264  49992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_3
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992231p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  49992231  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_3           macrocell54   2319   4259  49992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992231p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  49992231  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4       macrocell55   2319   4259  49992231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_2
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell     1940   1940  49992232  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_2           macrocell145   2318   4258  49992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell     1940   1940  49992232  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3       macrocell146   2318   4258  49992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_6
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell     1940   1940  49992232  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_6           macrocell145   2318   4258  49992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell     1940   1940  49992232  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7       macrocell146   2318   4258  49992232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_3
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell     1940   1940  49992235  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_3           macrocell145   2315   4255  49992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell     1940   1940  49992235  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4       macrocell146   2315   4255  49992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_4
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  49992235  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_4           macrocell54   2315   4255  49992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  49992235  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5       macrocell55   2315   4255  49992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_5
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992236p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell     1940   1940  49992236  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_5           macrocell145   2314   4254  49992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992236p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell     1940   1940  49992236  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6       macrocell146   2314   4254  49992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM2_HA_TIMER:TimerUDB:cntr_load\/main_4
Capture Clock  : \PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992238p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell     1940   1940  49992238  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/main_4           macrocell145   2312   4252  49992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992238p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell     1940   1940  49992238  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5       macrocell146   2312   4252  49992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_6
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 49992243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  49992243  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_6           macrocell54   2307   4247  49992243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  49992243  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7       macrocell55   2307   4247  49992243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49992329p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q   macrocell35    1250   1250  49983716  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_1  macrocell157   2911   4161  49992329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:Net_1203\/main_2
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49992343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  49983716  RISE       1
\PM2_DirCounter:Net_1203\/main_2         macrocell154   2897   4147  49992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49992343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q   macrocell35    1250   1250  49983716  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_1  macrocell158   2897   4147  49992343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992475p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_HA_TIMER:TimerUDB:cntr_load\/q           macrocell54   1250   1250  49990591  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0  macrocell55   2765   4015  49992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 49992620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q       macrocell30   1250   1250  49992620  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/main_0  macrocell31   2620   3870  49992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0         macrocell31         0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 49992621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q  macrocell30   1250   1250  49992620  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_1  macrocell65   2619   3869  49992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 49992647p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:cntr_load\/q           macrocell145   1250   1250  49990779  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0  macrocell146   2593   3843  49992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1251\/main_4
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 49992655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:Net_1251\/main_4   macrocell148   2585   3835  49992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 49992655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q       macrocell156   1250   1250  49987021  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_3  macrocell156   2585   3835  49992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49992835p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q          macrocell68    1250   1250  49980220  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_3  statusicell5   5415   6665  49992835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 49992921p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q       macrocell32   1250   1250  49992921  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/main_0  macrocell33   2319   3569  49992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 49992921p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q  macrocell32   1250   1250  49992921  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_0  macrocell66   2319   3569  49992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 49992922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q       macrocell29   1250   1250  49986696  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/main_0  macrocell30   2318   3568  49992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 49992922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q  macrocell29   1250   1250  49986696  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_0  macrocell65   2318   3568  49992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1203\/main_6
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49992925p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:Net_1203\/main_6     macrocell154   2315   3565  49992925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49992925p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q       macrocell158   1250   1250  49984524  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_5  macrocell158   2315   3565  49992925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1203\/main_6
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 49992930p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  49984811  RISE       1
\PM1_DirCounter:Net_1203\/main_6     macrocell64   2310   3560  49992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 49992930p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q       macrocell70   1250   1250  49984811  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_5  macrocell70   2310   3560  49992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 49992934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q       macrocell33   1250   1250  49992934  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/main_0  macrocell34   2306   3556  49992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0         macrocell34         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 49992934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q  macrocell33   1250   1250  49992934  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_1  macrocell66   2306   3556  49992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : Net_339/main_0
Capture Clock  : Net_339/clock_0
Path slack     : 49992935p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q  macrocell146   1250   1250  49990611  RISE       1
Net_339/main_0                           macrocell147   2305   3555  49992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell147        0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 49992938p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/q  macrocell34   1250   1250  49992938  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_2  macrocell66   2302   3552  49992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 49992940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT     slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q                              macrocell154   1250   1250  49976764  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell153   2300   3550  49992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell153        0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Net_1203\/main_1
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 49992940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:Net_1203\/q       macrocell154   1250   1250  49976764  RISE       1
\PM2_DirCounter:Net_1203\/main_1  macrocell154   2300   3550  49992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1260\/main_2
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 49992943p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  49985431  RISE       1
\PM2_DirCounter:Net_1260\/main_2     macrocell155   2297   3547  49992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 49992943p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q       macrocell157   1250   1250  49985431  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_4  macrocell157   2297   3547  49992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 49992943p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/q  macrocell31   1250   1250  49992943  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_2  macrocell65   2297   3547  49992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 49993364p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\/q         macrocell146   1250   1250  49990611  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell6   4886   6136  49993364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 49993427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             50000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q                             macrocell67    1250   1250  49970722  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   5323   6573  49993427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 49994332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_20K:R#1 vs. SPD_CLOCK_20K:R#2)   50000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PM1_DirCounter:Net_1260\/q                macrocell67    1250   1250  49970722  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_2  statusicell5   3918   5168  49994332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

