{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:03:41 2017 " "Info: Processing started: Fri Sep 15 12:03:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_d " "Warning: Node \"fibonacci_pc:u0\|m_d\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_fib " "Warning: Node \"fibonacci_pc:u0\|m_fib\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_fib " "Warning: Node \"fibonacci_pc:u0\|l_fib\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_max " "Warning: Node \"fibonacci_pc:u0\|m_max\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_max " "Warning: Node \"fibonacci_pc:u0\|l_max\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_a2 " "Warning: Node \"fibonacci_pc:u0\|m_a2\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_a2 " "Warning: Node \"fibonacci_pc:u0\|l_a2\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_a1 " "Warning: Node \"fibonacci_pc:u0\|l_a1\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_a1 " "Warning: Node \"fibonacci_pc:u0\|m_a1\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr4~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr4~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|l_a2~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|l_a2~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|l_a2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr6~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr6~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado2 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado2\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado1 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado1\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado3 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado3\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado4 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado4\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado8 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado8\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado6 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado6\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado11 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado11\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado10 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado10\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado7 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado7\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado5 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado5\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr3~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr3~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado12 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado12\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr8~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr8~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr12 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr12\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr11~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr11~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado9 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado9\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado0 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado13 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado13\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|l_d " "Info: Detected gated clock \"fibonacci_pc:u0\|l_d\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|l_d" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fibonacci_pc:u0\|l_max register fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\] 148.32 MHz 6.742 ns Internal " "Info: Clock \"clk\" has Internal fmax of 148.32 MHz between source register \"fibonacci_pc:u0\|l_max\" and destination register \"fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\]\" (period= 6.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.542 ns + Longest register register " "Info: + Longest register to register delay is 1.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|l_max 1 REG LCCOMB_X10_Y15_N26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 32; REG Node = 'fibonacci_pc:u0\|l_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|l_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.746 ns) 1.542 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\] 2 REG LCFF_X11_Y13_N9 9 " "Info: 2: + IC(0.796 ns) + CELL(0.746 ns) = 1.542 ns; Loc. = LCFF_X11_Y13_N9; Fanout = 9; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { fibonacci_pc:u0|l_max fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 48.38 % ) " "Info: Total cell delay = 0.746 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.796 ns ( 51.62 % ) " "Info: Total interconnect delay = 0.796 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { fibonacci_pc:u0|l_max fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.542 ns" { fibonacci_pc:u0|l_max {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.796ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.739 ns - Smallest " "Info: - Smallest clock skew is -1.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 161 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 161; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\] 3 REG LCFF_X11_Y13_N9 9 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X11_Y13_N9; Fanout = 9; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.233 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.712 ns) 2.947 ns fibonacci_pc:u0\|state.estado1 2 REG LCFF_X10_Y15_N7 5 " "Info: 2: + IC(1.381 ns) + CELL(0.712 ns) = 2.947 ns; Loc. = LCFF_X10_Y15_N7; Fanout = 5; REG Node = 'fibonacci_pc:u0\|state.estado1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk fibonacci_pc:u0|state.estado1 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.272 ns) 3.492 ns fibonacci_pc:u0\|WideOr3~0 3 COMB LCCOMB_X10_Y15_N10 2 " "Info: 3: + IC(0.273 ns) + CELL(0.272 ns) = 3.492 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 2; COMB Node = 'fibonacci_pc:u0\|WideOr3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.225 ns) 4.233 ns fibonacci_pc:u0\|l_max 4 REG LCCOMB_X10_Y15_N26 32 " "Info: 4: + IC(0.516 ns) + CELL(0.225 ns) = 4.233 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 32; REG Node = 'fibonacci_pc:u0\|l_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 48.74 % ) " "Info: Total cell delay = 2.063 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 51.26 % ) " "Info: Total interconnect delay = 2.170 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { clk fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado1 {} fibonacci_pc:u0|WideOr3~0 {} fibonacci_pc:u0|l_max {} } { 0.000ns 0.000ns 1.381ns 0.273ns 0.516ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { clk fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado1 {} fibonacci_pc:u0|WideOr3~0 {} fibonacci_pc:u0|l_max {} } { 0.000ns 0.000ns 1.381ns 0.273ns 0.516ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { fibonacci_pc:u0|l_max fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.542 ns" { fibonacci_pc:u0|l_max {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.796ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { clk fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado1 {} fibonacci_pc:u0|WideOr3~0 {} fibonacci_pc:u0|l_max {} } { 0.000ns 0.000ns 1.381ns 0.273ns 0.516ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fibonacci_pc:u0\|state.estado12 fibonacci_pc:u0\|m_max clk 524 ps " "Info: Found hold time violation between source  pin or register \"fibonacci_pc:u0\|state.estado12\" and destination pin or register \"fibonacci_pc:u0\|m_max\" for clock \"clk\" (Hold time is 524 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.194 ns + Largest " "Info: + Largest clock skew is 1.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.047 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.712 ns) 2.947 ns fibonacci_pc:u0\|state.estado12 2 REG LCFF_X10_Y15_N23 4 " "Info: 2: + IC(1.381 ns) + CELL(0.712 ns) = 2.947 ns; Loc. = LCFF_X10_Y15_N23; Fanout = 4; REG Node = 'fibonacci_pc:u0\|state.estado12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 3.401 ns fibonacci_pc:u0\|WideOr8~0 3 COMB LCCOMB_X10_Y15_N12 2 " "Info: 3: + IC(0.229 ns) + CELL(0.225 ns) = 3.401 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 2; COMB Node = 'fibonacci_pc:u0\|WideOr8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.366 ns) 4.047 ns fibonacci_pc:u0\|m_max 4 REG LCCOMB_X10_Y15_N0 32 " "Info: 4: + IC(0.280 ns) + CELL(0.366 ns) = 4.047 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 32; REG Node = 'fibonacci_pc:u0\|m_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 53.30 % ) " "Info: Total cell delay = 2.157 ns ( 53.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 46.70 % ) " "Info: Total interconnect delay = 1.890 ns ( 46.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clk fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|WideOr8~0 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.000ns 1.381ns 0.229ns 0.280ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.618 ns) 2.853 ns fibonacci_pc:u0\|state.estado12 2 REG LCFF_X10_Y15_N23 4 " "Info: 2: + IC(1.381 ns) + CELL(0.618 ns) = 2.853 ns; Loc. = LCFF_X10_Y15_N23; Fanout = 4; REG Node = 'fibonacci_pc:u0\|state.estado12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 51.59 % ) " "Info: Total cell delay = 1.472 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.381 ns ( 48.41 % ) " "Info: Total interconnect delay = 1.381 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} } { 0.000ns 0.000ns 1.381ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clk fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|WideOr8~0 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.000ns 1.381ns 0.229ns 0.280ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} } { 0.000ns 0.000ns 1.381ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.576 ns - Shortest register register " "Info: - Shortest register to register delay is 0.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|state.estado12 1 REG LCFF_X10_Y15_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N23; Fanout = 4; REG Node = 'fibonacci_pc:u0\|state.estado12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 0.576 ns fibonacci_pc:u0\|m_max 2 REG LCCOMB_X10_Y15_N0 32 " "Info: 2: + IC(0.348 ns) + CELL(0.228 ns) = 0.576 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 32; REG Node = 'fibonacci_pc:u0\|m_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 39.58 % ) " "Info: Total cell delay = 0.228 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 60.42 % ) " "Info: Total interconnect delay = 0.348 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.576 ns" { fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.348ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clk fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|WideOr8~0 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.000ns 1.381ns 0.229ns 0.280ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} } { 0.000ns 0.000ns 1.381ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.576 ns" { fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.348ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\] data_in\[30\] clk 3.633 ns register " "Info: tsu for register \"fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\]\" (data pin = \"data_in\[30\]\", clock pin = \"clk\") is 3.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.037 ns + Longest pin register " "Info: + Longest pin to register delay is 6.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns data_in\[30\] 1 PIN PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; PIN Node = 'data_in\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[30] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.911 ns) + CELL(0.309 ns) 6.037 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\] 2 REG LCFF_X11_Y13_N29 5 " "Info: 2: + IC(4.911 ns) + CELL(0.309 ns) = 6.037 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 5; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { data_in[30] fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 18.65 % ) " "Info: Total cell delay = 1.126 ns ( 18.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.911 ns ( 81.35 % ) " "Info: Total interconnect delay = 4.911 ns ( 81.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { data_in[30] fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.037 ns" { data_in[30] {} data_in[30]~combout {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 4.911ns } { 0.000ns 0.817ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 161 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 161; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\] 3 REG LCFF_X11_Y13_N29 5 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 5; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { data_in[30] fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.037 ns" { data_in[30] {} data_in[30]~combout {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 4.911ns } { 0.000ns 0.817ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk status_o\[0\] fibonacci_pc:u0\|state.estado13 6.971 ns register " "Info: tco from clock \"clk\" to destination pin \"status_o\[0\]\" through register \"fibonacci_pc:u0\|state.estado13\" is 6.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.934 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.618 ns) 2.934 ns fibonacci_pc:u0\|state.estado13 2 REG LCFF_X9_Y15_N9 8 " "Info: 2: + IC(1.462 ns) + CELL(0.618 ns) = 2.934 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.17 % ) " "Info: Total cell delay = 1.472 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.83 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.943 ns + Longest register pin " "Info: + Longest register to pin delay is 3.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|state.estado13 1 REG LCFF_X9_Y15_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 0.754 ns fibonacci_pc:u0\|WideOr3 2 COMB LCCOMB_X10_Y15_N22 1 " "Info: 2: + IC(0.388 ns) + CELL(0.366 ns) = 0.754 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 1; COMB Node = 'fibonacci_pc:u0\|WideOr3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { fibonacci_pc:u0|state.estado13 fibonacci_pc:u0|WideOr3 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(1.962 ns) 3.943 ns status_o\[0\] 3 PIN PIN_D14 0 " "Info: 3: + IC(1.227 ns) + CELL(1.962 ns) = 3.943 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'status_o\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { fibonacci_pc:u0|WideOr3 status_o[0] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 59.04 % ) " "Info: Total cell delay = 2.328 ns ( 59.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 40.96 % ) " "Info: Total interconnect delay = 1.615 ns ( 40.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { fibonacci_pc:u0|state.estado13 fibonacci_pc:u0|WideOr3 status_o[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.943 ns" { fibonacci_pc:u0|state.estado13 {} fibonacci_pc:u0|WideOr3 {} status_o[0] {} } { 0.000ns 0.388ns 1.227ns } { 0.000ns 0.366ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { fibonacci_pc:u0|state.estado13 fibonacci_pc:u0|WideOr3 status_o[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.943 ns" { fibonacci_pc:u0|state.estado13 {} fibonacci_pc:u0|WideOr3 {} status_o[0] {} } { 0.000ns 0.388ns 1.227ns } { 0.000ns 0.366ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fibonacci_pc:u0\|state.estado13 read_enable_i clk -1.953 ns register " "Info: th for register \"fibonacci_pc:u0\|state.estado13\" (data pin = \"read_enable_i\", clock pin = \"clk\") is -1.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.934 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.618 ns) 2.934 ns fibonacci_pc:u0\|state.estado13 2 REG LCFF_X9_Y15_N9 8 " "Info: 2: + IC(1.462 ns) + CELL(0.618 ns) = 2.934 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.17 % ) " "Info: Total cell delay = 1.472 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.83 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.036 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns read_enable_i 1 PIN PIN_M20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 2; PIN Node = 'read_enable_i'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_enable_i } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.964 ns) + CELL(0.053 ns) 4.881 ns fibonacci_pc:u0\|Selector11~0 2 COMB LCCOMB_X9_Y15_N8 1 " "Info: 2: + IC(3.964 ns) + CELL(0.053 ns) = 4.881 ns; Loc. = LCCOMB_X9_Y15_N8; Fanout = 1; COMB Node = 'fibonacci_pc:u0\|Selector11~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { read_enable_i fibonacci_pc:u0|Selector11~0 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.036 ns fibonacci_pc:u0\|state.estado13 3 REG LCFF_X9_Y15_N9 8 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.036 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fibonacci_pc:u0|Selector11~0 fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 21.29 % ) " "Info: Total cell delay = 1.072 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 78.71 % ) " "Info: Total interconnect delay = 3.964 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { read_enable_i fibonacci_pc:u0|Selector11~0 fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { read_enable_i {} read_enable_i~combout {} fibonacci_pc:u0|Selector11~0 {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 3.964ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { read_enable_i fibonacci_pc:u0|Selector11~0 fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { read_enable_i {} read_enable_i~combout {} fibonacci_pc:u0|Selector11~0 {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 3.964ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:03:42 2017 " "Info: Processing ended: Fri Sep 15 12:03:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
