// Seed: 2592476708
module module_0 ();
  always @(posedge id_1) begin : LABEL_0
    id_1 = id_1;
    $display(1);
  end
  wire id_2;
  assign module_2.id_3 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    input  wire id_2,
    output wand id_3
);
  tri0 id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_6)
  );
  assign id_3 = 1;
  assign id_5 = id_2;
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1,
    input  wand id_2,
    output tri1 id_3,
    output tri0 id_4,
    input  wand id_5,
    output tri0 id_6
);
  assign id_6 = 1;
  module_0 modCall_1 ();
  assign id_3 = &id_1;
  assign id_3 = 1;
endmodule
