Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9432c6f50ee24a5aa6b312bd957ff33c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_clock_behav xil_defaultlib.tb_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkDiv(MAX_COUNT=10)
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.prjClock
Compiling module xil_defaultlib.tb_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_clock_behav
