#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb  8 12:26:07 2021
# Process ID: 13328
# Current directory: C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1
# Command line: vivado.exe -log Lab_1_adder_subtractor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_1_adder_subtractor_0_0.tcl
# Log file: C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1/Lab_1_adder_subtractor_0_0.vds
# Journal file: C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Lab_1_adder_subtractor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ece1195/labs/lab1/adder_subtractor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ece1195/labs/lab1/full_adder_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ece1195/labs/lab1/adder_subtractor'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ece1195/labs/lab1/full_adder'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ece1195/labs/lab1/Lab_1_repo/resources/adder_subtractor'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ece1195/labs/lab1/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab_1_adder_subtractor_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 468.652 ; gain = 95.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_1_adder_subtractor_0_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/synth/Lab_1_adder_subtractor_0_0.vhd:66]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder_subtractor' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:4' bound to instance 'U0' of component 'adder_subtractor' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/synth/Lab_1_adder_subtractor_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:16]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-638] synthesizing module 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:66]
INFO: [Synth 8-3491] module 'full_adder' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/hdl/full_adder_v1_0.vhd:5' bound to instance 'U0' of component 'full_adder' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'full_adder' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/hdl/full_adder_v1_0.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/hdl/full_adder_v1_0.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'full_adder_0' (2#1) [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:66]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:41]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-3491] module 'full_adder_0' declared at 'c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/src/full_adder_0_1/synth/full_adder_0.vhd:56' bound to instance 'adders' of component 'full_adder_0' [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (3#1) [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ipshared/1f6d/hdl/adder_subtractor_v1_0.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Lab_1_adder_subtractor_0_0' (4#1) [c:/ece1195/labs/lab1/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/ip/Lab_1_adder_subtractor_0_0/synth/Lab_1_adder_subtractor_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 525.074 ; gain = 151.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 525.074 ; gain = 151.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 525.074 ; gain = 151.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 875.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 875.414 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 875.602 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 875.602 ; gain = 502.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 875.602 ; gain = 502.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/\L2[0].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[10].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[11].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[12].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[13].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[14].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[15].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[16].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[17].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[18].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[19].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[1].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[20].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[21].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[22].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[23].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[24].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[25].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[26].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[27].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[28].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[29].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[2].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[30].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[31].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[3].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[4].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[5].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[6].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[7].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[8].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L2[9].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[0].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[10].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[11].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[12].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[13].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[14].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[15].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[16].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[17].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[18].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[19].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[1].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[20].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[21].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[22].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[23].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[24].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[25].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[26].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[27].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[28].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[29].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[2].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[30].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[31].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[3].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[4].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[5].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[6].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[7].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[8].adders . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\L3[9].adders . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 875.602 ; gain = 502.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 875.602 ; gain = 502.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module adder_subtractor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 875.602 ; gain = 502.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 877.871 ; gain = 504.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 878.020 ; gain = 504.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    32|
|2     |LUT3 |   160|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   192|
|2     |  U0                |adder_subtractor |   192|
|3     |    \L2[0].adders   |full_adder_0__1  |     2|
|4     |      U0            |full_adder_62    |     2|
|5     |    \L2[1].adders   |full_adder_0__2  |     2|
|6     |      U0            |full_adder_61    |     2|
|7     |    \L2[2].adders   |full_adder_0__3  |     2|
|8     |      U0            |full_adder_60    |     2|
|9     |    \L2[3].adders   |full_adder_0__4  |     2|
|10    |      U0            |full_adder_59    |     2|
|11    |    \L2[4].adders   |full_adder_0__5  |     2|
|12    |      U0            |full_adder_58    |     2|
|13    |    \L2[5].adders   |full_adder_0__6  |     2|
|14    |      U0            |full_adder_57    |     2|
|15    |    \L2[6].adders   |full_adder_0__7  |     2|
|16    |      U0            |full_adder_56    |     2|
|17    |    \L2[7].adders   |full_adder_0__8  |     2|
|18    |      U0            |full_adder_55    |     2|
|19    |    \L2[8].adders   |full_adder_0__9  |     2|
|20    |      U0            |full_adder_54    |     2|
|21    |    \L2[9].adders   |full_adder_0__10 |     2|
|22    |      U0            |full_adder_53    |     2|
|23    |    \L2[10].adders  |full_adder_0__11 |     2|
|24    |      U0            |full_adder_52    |     2|
|25    |    \L2[11].adders  |full_adder_0__12 |     2|
|26    |      U0            |full_adder_51    |     2|
|27    |    \L2[12].adders  |full_adder_0__13 |     2|
|28    |      U0            |full_adder_50    |     2|
|29    |    \L2[13].adders  |full_adder_0__14 |     2|
|30    |      U0            |full_adder_49    |     2|
|31    |    \L2[14].adders  |full_adder_0__15 |     2|
|32    |      U0            |full_adder_48    |     2|
|33    |    \L2[15].adders  |full_adder_0__16 |     2|
|34    |      U0            |full_adder_47    |     2|
|35    |    \L2[16].adders  |full_adder_0__17 |     2|
|36    |      U0            |full_adder_46    |     2|
|37    |    \L2[17].adders  |full_adder_0__18 |     2|
|38    |      U0            |full_adder_45    |     2|
|39    |    \L2[18].adders  |full_adder_0__19 |     2|
|40    |      U0            |full_adder_44    |     2|
|41    |    \L2[19].adders  |full_adder_0__20 |     2|
|42    |      U0            |full_adder_43    |     2|
|43    |    \L2[20].adders  |full_adder_0__21 |     2|
|44    |      U0            |full_adder_42    |     2|
|45    |    \L2[21].adders  |full_adder_0__22 |     2|
|46    |      U0            |full_adder_41    |     2|
|47    |    \L2[22].adders  |full_adder_0__23 |     2|
|48    |      U0            |full_adder_40    |     2|
|49    |    \L2[23].adders  |full_adder_0__24 |     2|
|50    |      U0            |full_adder_39    |     2|
|51    |    \L2[24].adders  |full_adder_0__25 |     2|
|52    |      U0            |full_adder_38    |     2|
|53    |    \L2[25].adders  |full_adder_0__26 |     2|
|54    |      U0            |full_adder_37    |     2|
|55    |    \L2[26].adders  |full_adder_0__27 |     2|
|56    |      U0            |full_adder_36    |     2|
|57    |    \L2[27].adders  |full_adder_0__28 |     2|
|58    |      U0            |full_adder_35    |     2|
|59    |    \L2[28].adders  |full_adder_0__29 |     2|
|60    |      U0            |full_adder_34    |     2|
|61    |    \L2[29].adders  |full_adder_0__30 |     2|
|62    |      U0            |full_adder_33    |     2|
|63    |    \L2[30].adders  |full_adder_0__31 |     2|
|64    |      U0            |full_adder_32    |     2|
|65    |    \L2[31].adders  |full_adder_0__32 |     2|
|66    |      U0            |full_adder_31    |     2|
|67    |    \L3[0].adders   |full_adder_0__33 |     2|
|68    |      U0            |full_adder_30    |     2|
|69    |    \L3[1].adders   |full_adder_0__34 |     2|
|70    |      U0            |full_adder_29    |     2|
|71    |    \L3[2].adders   |full_adder_0__35 |     2|
|72    |      U0            |full_adder_28    |     2|
|73    |    \L3[3].adders   |full_adder_0__36 |     2|
|74    |      U0            |full_adder_27    |     2|
|75    |    \L3[4].adders   |full_adder_0__37 |     2|
|76    |      U0            |full_adder_26    |     2|
|77    |    \L3[5].adders   |full_adder_0__38 |     2|
|78    |      U0            |full_adder_25    |     2|
|79    |    \L3[6].adders   |full_adder_0__39 |     2|
|80    |      U0            |full_adder_24    |     2|
|81    |    \L3[7].adders   |full_adder_0__40 |     2|
|82    |      U0            |full_adder_23    |     2|
|83    |    \L3[8].adders   |full_adder_0__41 |     2|
|84    |      U0            |full_adder_22    |     2|
|85    |    \L3[9].adders   |full_adder_0__42 |     2|
|86    |      U0            |full_adder_21    |     2|
|87    |    \L3[10].adders  |full_adder_0__43 |     2|
|88    |      U0            |full_adder_20    |     2|
|89    |    \L3[11].adders  |full_adder_0__44 |     2|
|90    |      U0            |full_adder_19    |     2|
|91    |    \L3[12].adders  |full_adder_0__45 |     2|
|92    |      U0            |full_adder_18    |     2|
|93    |    \L3[13].adders  |full_adder_0__46 |     2|
|94    |      U0            |full_adder_17    |     2|
|95    |    \L3[14].adders  |full_adder_0__47 |     2|
|96    |      U0            |full_adder_16    |     2|
|97    |    \L3[15].adders  |full_adder_0__48 |     2|
|98    |      U0            |full_adder_15    |     2|
|99    |    \L3[16].adders  |full_adder_0__49 |     2|
|100   |      U0            |full_adder_14    |     2|
|101   |    \L3[17].adders  |full_adder_0__50 |     2|
|102   |      U0            |full_adder_13    |     2|
|103   |    \L3[18].adders  |full_adder_0__51 |     2|
|104   |      U0            |full_adder_12    |     2|
|105   |    \L3[19].adders  |full_adder_0__52 |     2|
|106   |      U0            |full_adder_11    |     2|
|107   |    \L3[20].adders  |full_adder_0__53 |     2|
|108   |      U0            |full_adder_10    |     2|
|109   |    \L3[21].adders  |full_adder_0__54 |     2|
|110   |      U0            |full_adder_9     |     2|
|111   |    \L3[22].adders  |full_adder_0__55 |     2|
|112   |      U0            |full_adder_8     |     2|
|113   |    \L3[23].adders  |full_adder_0__56 |     2|
|114   |      U0            |full_adder_7     |     2|
|115   |    \L3[24].adders  |full_adder_0__57 |     2|
|116   |      U0            |full_adder_6     |     2|
|117   |    \L3[25].adders  |full_adder_0__58 |     2|
|118   |      U0            |full_adder_5     |     2|
|119   |    \L3[26].adders  |full_adder_0__59 |     2|
|120   |      U0            |full_adder_4     |     2|
|121   |    \L3[27].adders  |full_adder_0__60 |     2|
|122   |      U0            |full_adder_3     |     2|
|123   |    \L3[28].adders  |full_adder_0__61 |     2|
|124   |      U0            |full_adder_2     |     2|
|125   |    \L3[29].adders  |full_adder_0__62 |     2|
|126   |      U0            |full_adder_1     |     2|
|127   |    \L3[30].adders  |full_adder_0__63 |     2|
|128   |      U0            |full_adder_0__64 |     2|
|129   |    \L3[31].adders  |full_adder_0     |     2|
|130   |      U0            |full_adder       |     2|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 887.633 ; gain = 163.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 887.633 ; gain = 514.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 904.805 ; gain = 542.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1/Lab_1_adder_subtractor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Lab_1_adder_subtractor_0_0, cache-ID = 644c22e70f366899
INFO: [Coretcl 2-1174] Renamed 129 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 904.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ece1195/labs/lab1/Lab_1/Lab_1.runs/Lab_1_adder_subtractor_0_0_synth_1/Lab_1_adder_subtractor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_1_adder_subtractor_0_0_utilization_synth.rpt -pb Lab_1_adder_subtractor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  8 12:27:22 2021...
