#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb  5 16:31:11 2024
# Process ID: 62851
# Current directory: /home/labor/digilab1/digilab1_301/VHDL_kurs/V6/vivado/snr_est_vivado/snr_est_vivado.runs/synth_1
# Command line: vivado -log snr_est.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source snr_est.tcl
# Log file: /home/labor/digilab1/digilab1_301/VHDL_kurs/V6/vivado/snr_est_vivado/snr_est_vivado.runs/synth_1/snr_est.vds
# Journal file: /home/labor/digilab1/digilab1_301/VHDL_kurs/V6/vivado/snr_est_vivado/snr_est_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source snr_est.tcl -notrace
Command: synth_design -top snr_est -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 62920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.285 ; gain = 85.902 ; free physical = 99580 ; free virtual = 116088
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'snr_est' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/snr_est.vhd:90]
INFO: [Synth 8-3491] module 'ram_samples_255x16' declared at '/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/ram_samples_255x16.vhd:26' bound to instance 'ram_component' of component 'ram_samples_255x16' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/snr_est.vhd:169]
INFO: [Synth 8-638] synthesizing module 'ram_samples_255x16' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/ram_samples_255x16.vhd:39]
	Parameter G_BW_ADDR bound to: 8 - type: integer 
	Parameter G_BW_DATA bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gen_dp_bram_aew_ber' declared at '/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/gen_dp_bram_aew_ber.vhd:41' bound to instance 'instgenram' of component 'gen_dp_bram_aew_ber' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/ram_samples_255x16.vhd:80]
INFO: [Synth 8-638] synthesizing module 'gen_dp_bram_aew_ber' [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/gen_dp_bram_aew_ber.vhd:58]
	Parameter G_BW_ADDR bound to: 8 - type: integer 
	Parameter G_BW_DATA bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_dp_bram_aew_ber' (1#1) [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/gen_dp_bram_aew_ber.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ram_samples_255x16' (2#1) [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/ram_samples_255x16.vhd:39]
INFO: [Synth 8-226] default block is never used [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/snr_est.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'snr_est' (3#1) [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/snr_est.vhd:90]
WARNING: [Synth 8-3331] design ram_samples_255x16 has unconnected port clkb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.043 ; gain = 131.660 ; free physical = 99591 ; free virtual = 116099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.043 ; gain = 131.660 ; free physical = 99593 ; free virtual = 116101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.043 ; gain = 131.660 ; free physical = 99593 ; free virtual = 116101
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil1/vivado/alarm_1p.xdc]
Finished Parsing XDC File [/home/labor/digilab1/digilab1_301/VHDL_kurs/V5/teil1/vivado/alarm_1p.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.008 ; gain = 0.000 ; free physical = 99239 ; free virtual = 115746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.008 ; gain = 0.000 ; free physical = 99239 ; free virtual = 115746
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1945.008 ; gain = 0.000 ; free physical = 99239 ; free virtual = 115746
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99420 ; free virtual = 115927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99420 ; free virtual = 115927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99422 ; free virtual = 115929
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/snr_est.vhd:259]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/src/snr_est.vhd:259]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'snr_est'
INFO: [Synth 8-6430] The Block RAM ram_bram_aew_ber_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          ready_for_data |                               00 |                               00
                 data_in |                               01 |                               01
              result_out |                               10 |                               10
                data_out |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'snr_est'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99413 ; free virtual = 115921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module snr_est 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
Module gen_dp_bram_aew_ber 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM ram_component/instgenram/ram_bram_aew_ber_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_component/instgenram/ram_bram_aew_ber_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM ram_component/instgenram/ram_bram_aew_ber_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ram_component/instgenram/ram_bram_aew_ber_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99399 ; free virtual = 115908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gen_dp_bram_aew_ber: | ram_bram_aew_ber_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/ram_component/instgenram/ram_bram_aew_ber_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99278 ; free virtual = 115787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99268 ; free virtual = 115778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gen_dp_bram_aew_ber: | ram_bram_aew_ber_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_component/instgenram/ram_bram_aew_ber_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99266 ; free virtual = 115776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99267 ; free virtual = 115776
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99267 ; free virtual = 115776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99267 ; free virtual = 115776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99267 ; free virtual = 115776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99265 ; free virtual = 115775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99265 ; free virtual = 115774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    45|
|3     |LUT1     |     1|
|4     |LUT2     |   144|
|5     |LUT3     |    85|
|6     |LUT4     |    50|
|7     |LUT5     |    25|
|8     |LUT6     |    50|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   128|
|11    |IBUF     |    22|
|12    |OBUF     |    66|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |   618|
|2     |  ram_component |ram_samples_255x16  |     9|
|3     |    instgenram  |gen_dp_bram_aew_ber |     9|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99265 ; free virtual = 115774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1945.008 ; gain = 131.660 ; free physical = 99320 ; free virtual = 115829
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.008 ; gain = 505.625 ; free physical = 99320 ; free virtual = 115829
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.012 ; gain = 0.000 ; free physical = 99223 ; free virtual = 115732
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1945.012 ; gain = 517.176 ; free physical = 99280 ; free virtual = 115789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.012 ; gain = 0.000 ; free physical = 99280 ; free virtual = 115789
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/labor/digilab1/digilab1_301/VHDL_kurs/V6/vivado/snr_est_vivado/snr_est_vivado.runs/synth_1/snr_est.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file snr_est_utilization_synth.rpt -pb snr_est_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 16:31:41 2024...
