

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc2'
================================================================
* Date:           Sat Mar 26 21:16:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      277|      277|  1.108 us|  1.108 us|  277|  277|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 0" [./xfft2real.h:69]   --->   Operation 6 'getelementptr' 'descramble_buf_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [3/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:69]   --->   Operation 7 'load' 'descramble_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 0" [./xfft2real.h:69]   --->   Operation 8 'getelementptr' 'descramble_buf_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [3/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:69]   --->   Operation 9 'load' 'descramble_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 11 [2/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:69]   --->   Operation 11 'load' 'descramble_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 12 [2/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:69]   --->   Operation 12 'load' 'descramble_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 13 [1/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:69]   --->   Operation 13 'load' 'descramble_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 14 [1/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:69]   --->   Operation 14 'load' 'descramble_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln69 = call void @Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1, i16 %descramble_buf_M_real_V_1, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V, i16 %descramble_buf_M_imag_V_1_load, i16 %descramble_buf_M_real_V_1_load, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V" [./xfft2real.h:69]   --->   Operation 15 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln69 = call void @Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1, i16 %descramble_buf_M_real_V_1, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V, i16 %descramble_buf_M_imag_V_1_load, i16 %descramble_buf_M_real_V_1_load, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V" [./xfft2real.h:69]   --->   Operation 17 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('descramble_buf_M_real_V_1_addr', ./xfft2real.h:69) [11]  (0 ns)
	'load' operation ('descramble_buf_M_real_V_1_load', ./xfft2real.h:69) on array 'descramble_buf_M_real_V_1' [12]  (1.68 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'load' operation ('descramble_buf_M_real_V_1_load', ./xfft2real.h:69) on array 'descramble_buf_M_real_V_1' [12]  (1.68 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'load' operation ('descramble_buf_M_real_V_1_load', ./xfft2real.h:69) on array 'descramble_buf_M_real_V_1' [12]  (1.68 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
