#!/usr/bin/env python3
"""
FPGA é¡¹ç›®ç”Ÿæˆå™¨ â€”â€” ä»…éœ€ä¸€ä¸ª config.txt

ç”¨æ³•:
  python create_fpga_project.py config.txt

config.txt å¿…é¡»åŒ…å« [project]ã€[module] å’Œ [port] æ®µã€‚

ç¤ºä¾‹ config.txt (3x3 int8 è„‰åŠ¨é˜µåˆ—):
[project]
name = systolic_array_3x3
board = basys3

[module]
name = systolic_array_3x3_top

[port]
clk        : input  : 1
rst_n      : input  : 1
act_in_0   : input  : 8
act_in_1   : input  : 8
act_in_2   : input  : 8
wgt_in_0   : input  : 8
wgt_in_1   : input  : 8
wgt_in_2   : input  : 8
psum_out_0 : output : 32
psum_out_1 : output : 32
psum_out_2 : output : 32
"""

import os
import sys
import re
import textwrap


def parse_config(config_path):
    if not os.path.isfile(config_path):
        sys.exit(f"âŒ é”™è¯¯: é…ç½®æ–‡ä»¶ '{config_path}' ä¸å­˜åœ¨")

    content = {}
    current_section = None

    with open(config_path, encoding="utf-8-sig") as f:
        for line_num, line in enumerate(f, 1):
            line = line.strip()
            if not line or line.startswith("#"):
                continue

            if line.startswith("[") and line.endswith("]"):
                current_section = line[1:-1].strip()
                content[current_section] = {}
                continue

            if current_section is None:
                sys.exit(f"âŒ ç¬¬ {line_num} è¡Œï¼šä¸åœ¨ä»»ä½•æ®µä¸­")

            if current_section == "port":
                parts = [p.strip() for p in re.split(r":", line, maxsplit=2)]
                if len(parts) != 3:
                    sys.exit(f"âŒ ç¬¬ {line_num} è¡Œç«¯å£æ ¼å¼é”™è¯¯: åº”ä¸º 'name : dir : width'")
                name, direction, width_str = parts
                try:
                    width = int(width_str)
                except ValueError:
                    sys.exit(f"âŒ ç¬¬ {line_num} è¡Œï¼šå®½åº¦å¿…é¡»æ˜¯æ•´æ•°")
                if direction not in ("input", "output", "inout"):
                    sys.exit(f"âŒ ç¬¬ {line_num} è¡Œï¼šæ–¹å‘å¿…é¡»æ˜¯ input/output/inout")
                if "ports" not in content[current_section]:
                    content[current_section]["ports"] = []
                content[current_section]["ports"].append({
                    "name": name, "direction": direction, "width": width
                })
            elif "=" in line:
                key, val = [x.strip() for x in line.split("=", 1)]
                content[current_section][key] = val
            else:
                sys.exit(f"âŒ ç¬¬ {line_num} è¡Œï¼šæ— æ³•è§£æ")

    required_sections = ["project", "module", "port"]
    for sec in required_sections:
        if sec not in content:
            sys.exit(f"âŒ ç¼ºå°‘ [{sec}] æ®µ")

    proj = content["project"]
    mod = content["module"]
    port_sec = content["port"]

    for key in ["name", "board"]:
        if key not in proj:
            sys.exit(f"âŒ [project] ä¸­ç¼ºå°‘ '{key} = ...'")
    if proj["board"] not in ("basys3", "nexys_a7"):
        sys.exit("âŒ board å¿…é¡»æ˜¯ basys3 æˆ– nexys_a7")

    if "name" not in mod:
        sys.exit("âŒ [module] ä¸­ç¼ºå°‘ 'name = ...'")

    if "ports" not in port_sec or not port_sec["ports"]:
        sys.exit("âŒ [port] æ®µæœªå®šä¹‰ä»»ä½•ç«¯å£")

    return {
        "project_name": proj["name"],
        "board": proj["board"],
        "top_module": mod["name"],
        "ports": port_sec["ports"]
    }


def generate_rtl_top(module_name, ports):
    input_ports = [p for p in ports if p["direction"] == "input"]
    output_ports = [p for p in ports if p["direction"] == "output"]
    inout_ports = [p for p in ports if p["direction"] == "inout"]

    def port_decl(p):
        vec = f"[{p['width']-1}:0]" if p["width"] > 1 else ""
        direction = p["direction"]
        spacing = " " * (6 - len(direction))
        return f"  {direction}{spacing}{vec} {p['name']}"

    all_decls = []
    if input_ports:
        all_decls.extend(port_decl(p) for p in input_ports)
    if inout_ports:
        all_decls.extend(port_decl(p) for p in inout_ports)
    if output_ports:
        all_decls.extend(port_decl(p) for p in output_ports)

    port_list = ",\n".join(all_decls)

    return textwrap.dedent(f"""\
`default_nettype wire
`timescale 1ns / 1ps

module {module_name} (
{port_list}
);

  // ==================================================================
  // ğŸ“Œ è¯·åœ¨æ­¤å¤„å®ä¾‹åŒ–ä½ çš„å­æ¨¡å—ï¼ˆå¦‚ PE é˜µåˆ—ã€FIFOã€æ§åˆ¶å™¨ç­‰ï¼‰
  // ç¤ºä¾‹ï¼š
  //   my_pe_array u_pe (
  //     .clk(clk),
  //     .rst_n(rst_n),
  //     .act_in(act_in_0),
  //     ...
  //   );
  // ==================================================================

  // TODO: Replace this comment with your module instantiations or logic.

endmodule
""")


def generate_tb_top(module_name, ports):
    has_clk = any(p["name"] == "clk" and p["direction"] == "input" for p in ports)
    has_rst_n = any(p["name"] == "rst_n" and p["direction"] == "input" for p in ports)

    decl_lines = []
    for p in ports:
        vec = f"[{p['width']-1}:0] " if p["width"] > 1 else ""
        sig_type = "reg" if p["direction"] == "input" else "wire"
        decl_lines.append(f"  {sig_type} {vec}{p['name']};")

    clk_logic = "  initial begin clk = 0; forever #5 clk = ~clk; end\n" if has_clk else ""
    rst_logic = "  initial begin rst_n = 0; #20 rst_n = 1; end\n" if has_rst_n else ""

    port_inst = ",\n".join(f"    .{p['name']}({p['name']})" for p in ports)

    inputs = [p for p in ports if p["direction"] == "input" and p["name"] not in ("clk", "rst_n")]
    stimulus = ""
    if inputs:
        assigns = "\n".join(f"    {p['name']} = {p['width']}'d0;" for p in inputs)
        stimulus = f"{assigns}\n    #100;"

    return textwrap.dedent(f"""\
`default_nettype wire
`timescale 1ns / 1ps
module tb_top;
{chr(10).join(decl_lines)}

{clk_logic}
{rst_logic}
  {module_name} dut (
{port_inst}
  );

  initial begin
{stimulus}
    $display("okkk");
    $finish;
  end
endmodule
""")


def main():
    if len(sys.argv) != 2:
        print(__doc__.strip())
        sys.exit(1)

    config_file = sys.argv[1]
    cfg = parse_config(config_file)

    proj_name = cfg["project_name"]
    board = cfg["board"]
    top_module = cfg["top_module"]
    ports = cfg["ports"]

    # åˆ›å»ºé¡¹ç›®ç›®å½•
    os.makedirs(proj_name, exist_ok=True)
    os.chdir(proj_name)

    # åˆ›å»ºæ ‡å‡†ç›®å½•ç»“æ„ï¼ˆå« tb/simï¼‰
    os.makedirs("rtl", exist_ok=True)
    os.makedirs("tb", exist_ok=True)
    os.makedirs("tb/sim", exist_ok=True)
    os.makedirs("constraints", exist_ok=True)
    os.makedirs("scripts", exist_ok=True)

    # é˜²æ­¢ tb/sim ä¸­çš„ä»¿çœŸäº§ç‰©è¢«æäº¤
    with open("tb/sim/.gitignore", "w", encoding="utf-8") as f:
        f.write("*\n!.gitignore\n")

    # ç”Ÿæˆ RTL é¡¶å±‚ï¼ˆä»…å½“ä¸å­˜åœ¨æ—¶ï¼‰
    rtl_top_path = f"rtl/{top_module}.sv"
    if not os.path.exists(rtl_top_path):
        with open(rtl_top_path, "w", encoding="utf-8") as f:
            f.write(generate_rtl_top(top_module, ports))
    else:
        print(f"âš ï¸  RTL é¡¶å±‚æ¨¡å—å·²å­˜åœ¨ï¼Œè·³è¿‡ç”Ÿæˆ: {rtl_top_path}")

    # ç”Ÿæˆæµ‹è¯•å¹³å°
    with open("tb/tb_top.sv", "w", encoding="utf-8") as f:
        f.write(generate_tb_top(top_module, ports))

    # ç”Ÿæˆçº¦æŸæ–‡ä»¶
    with open(f"constraints/{board}.xdc", "w", encoding="utf-8") as f:
        f.write(f"# {board.upper()} å¼•è„šçº¦æŸæ¨¡æ¿ - è¯·æ ¹æ®å®é™…éœ€æ±‚ç¼–è¾‘\n")

    # ç”Ÿæˆæ ¹ç›®å½• .gitignore
    with open(".gitignore", "w", encoding="utf-8") as f:
        f.write(textwrap.dedent("""\
/build/
/tb/sim/
.vscode/
*.swp
*~
.vivado*
*.log
*.jou
*.str
xsim.dir/
"""))

    # ç”Ÿæˆ CMakeLists.txt
    cmake_template = """cmake_minimum_required(VERSION 3.20)
project({proj_name} LANGUAGES NONE)

# ========================
# ç”¨æˆ·è¾“å…¥å‚æ•°
# ========================
set(VIVADO_PATH "" CACHE STRING "Vivado å®‰è£…è·¯å¾„ï¼ˆå¿…é¡»ä¸º WSL è·¯å¾„ï¼Œä¾‹å¦‚ /mnt/e/Xilinx/Vivado/2024.1ï¼‰")
if(NOT VIVADO_PATH)
  message(FATAL_ERROR "è¯·é€šè¿‡ -DVIVADO_PATH=/mnt/... æŒ‡å®š Vivado è·¯å¾„")
endif()

set(BOARD "{board}" CACHE STRING "å¼€å‘æ¿å‹å· (basys3 æˆ– nexys_a7)")

# ========================
# å·¥å…·è·¯å¾„ï¼ˆWSL æ ¼å¼ï¼‰
# ========================
set(XSIM_DIR "${{VIVADO_PATH}}/bin")

# ========================
# WSL åˆ° Windows è·¯å¾„è½¬æ¢å‡½æ•°
# ========================
function(wsl_to_win_path LINUX_PATH WIN_PATH)
  if(LINUX_PATH MATCHES "^/mnt/[a-zA-Z]/")
    string(REGEX REPLACE "^/mnt/([a-zA-Z])/(.*)" "\\\\1:/\\\\2" WIN_TMP "${{LINUX_PATH}}")
    string(TOUPPER "${{WIN_TMP}}" WIN_TMP)
    set(${{WIN_PATH}} "${{WIN_TMP}}" PARENT_SCOPE)
  else()
    set(${{WIN_PATH}} "${{LINUX_PATH}}" PARENT_SCOPE)
  endif()
endfunction()

# ========================
# æ”¶é›†æºæ–‡ä»¶ï¼ˆç›¸å¯¹è·¯å¾„ï¼‰
# ========================
file(GLOB_RECURSE SOURCES LIST_DIRECTORIES false RELATIVE "${{CMAKE_SOURCE_DIR}}" "${{CMAKE_SOURCE_DIR}}/rtl/*.sv" "${{CMAKE_SOURCE_DIR}}/rtl/*.v")
file(GLOB_RECURSE TESTBENCH LIST_DIRECTORIES false RELATIVE "${{CMAKE_SOURCE_DIR}}" "${{CMAKE_SOURCE_DIR}}/tb/*.sv" "${{CMAKE_SOURCE_DIR}}/tb/*.v")

# è½¬ä¸ºç»å¯¹è·¯å¾„ï¼ˆLinux/WSL æ ¼å¼ï¼‰
set(ABS_SOURCES "")
foreach(f IN LISTS SOURCES)
  list(APPEND ABS_SOURCES "${{CMAKE_SOURCE_DIR}}/${{f}}")
endforeach()

set(ABS_TESTBENCH "")
foreach(f IN LISTS TESTBENCH)
  list(APPEND ABS_TESTBENCH "${{CMAKE_SOURCE_DIR}}/${{f}}")
endforeach()

# ========================
# æ¿çº§é…ç½®
# ========================
if(BOARD STREQUAL "basys3")
  set(PART "xc7a35tcpg236-1")
  set(CONSTRAINTS "${{CMAKE_SOURCE_DIR}}/constraints/basys3.xdc")
elseif(BOARD STREQUAL "nexys_a7")
  set(PART "xc7a100tcsg324-1")
  set(CONSTRAINTS "${{CMAKE_SOURCE_DIR}}/constraints/nexys_a7.xdc")
else()
  message(FATAL_ERROR "ä¸æ”¯æŒçš„å¼€å‘æ¿: ${{BOARD}}ï¼ˆè¯·é€‰æ‹© basys3 æˆ– nexys_a7ï¼‰")
endif()

# ========================
# è½¬æ¢ä¸º Windows è·¯å¾„ï¼ˆä¾› cmd.exe ä½¿ç”¨ï¼‰
# ========================
set(WINDOWS_SOURCES "")
foreach(f IN LISTS ABS_SOURCES)
  wsl_to_win_path("${{f}}" WIN_F)
  list(APPEND WINDOWS_SOURCES "${{WIN_F}}")
endforeach()

set(WINDOWS_TESTBENCH "")
foreach(f IN LISTS ABS_TESTBENCH)
  wsl_to_win_path("${{f}}" WIN_F)
  list(APPEND WINDOWS_TESTBENCH "${{WIN_F}}")
endforeach()

wsl_to_win_path("${{CONSTRAINTS}}" WINDOWS_CONSTRAINTS)
wsl_to_win_path("${{CMAKE_SOURCE_DIR}}" CMAKE_SOURCE_DIR_WIN)

# ä»¿çœŸå·¥ä½œç›®å½•
set(SIM_WORK_DIR "${{CMAKE_SOURCE_DIR}}/tb/sim")
file(MAKE_DIRECTORY "${{SIM_WORK_DIR}}")  # ç¡®ä¿ç›®å½•å­˜åœ¨
wsl_to_win_path("${{SIM_WORK_DIR}}" SIM_WORK_DIR_WIN)

# ç»¼åˆè¾“å‡ºç›®å½•
set(SYNTH_DIR "${{CMAKE_BINARY_DIR}}/synth")
file(MAKE_DIRECTORY ${{SYNTH_DIR}})
wsl_to_win_path("${{SYNTH_DIR}}" SYNTH_DIR_WIN)

# Vivado å·¥å…·çš„ Windows è·¯å¾„ï¼ˆå…³é”®ï¼ï¼‰
wsl_to_win_path("${{VIVADO_PATH}}" VIVADO_PATH_WIN)
wsl_to_win_path("${{XSIM_DIR}}" XSIM_DIR_WIN)

# ========================
# å°†æ–‡ä»¶åˆ—è¡¨è½¬ä¸ºå•ä¸ªç©ºæ ¼åˆ†éš”å­—ç¬¦ä¸²ï¼ˆå…³é”®ï¼ï¼‰
# ========================
string(REPLACE ";" " " WINDOWS_SOURCES_STR "${{WINDOWS_SOURCES}}")
string(REPLACE ";" " " WINDOWS_TESTBENCH_STR "${{WINDOWS_TESTBENCH}}")
set(ALL_SV_FILES_STR "${{WINDOWS_SOURCES_STR}} ${{WINDOWS_TESTBENCH_STR}}")

# ========================
# ä»¿çœŸç›®æ ‡
# ========================
add_custom_target(simulate
  # æ¸…ç†æ—§ä»¿çœŸæ•°æ®
  COMMAND ${{CMAKE_COMMAND}} -E remove_directory "${{SIM_WORK_DIR_WIN}}/xsim.dir"
  COMMAND ${{CMAKE_COMMAND}} -E remove "${{SIM_WORK_DIR_WIN}}/sim1.wdb" "${{SIM_WORK_DIR_WIN}}/sim1.wcfg" "${{SIM_WORK_DIR_WIN}}/xsim.log"

  # ç¼–è¯‘ SystemVerilog æ–‡ä»¶
  COMMAND cmd.exe /c "cd /d ${{SIM_WORK_DIR_WIN}} && ${{XSIM_DIR_WIN}}/xvlog.bat --sv ${{ALL_SV_FILES_STR}}"
  VERBATIM

  # ç”Ÿæˆä»¿çœŸå¿«ç…§
  COMMAND cmd.exe /c "cd /d ${{SIM_WORK_DIR_WIN}} && ${{XSIM_DIR_WIN}}/xelab.bat tb_top -snapshot sim1 -debug all"
  VERBATIM

  # è¿è¡Œä»¿çœŸ
  COMMAND cmd.exe /c "cd /d ${{SIM_WORK_DIR_WIN}} && ${{XSIM_DIR_WIN}}/xsim.bat sim1 -runall"
  VERBATIM

  COMMENT "â–¶ï¸ æ­£åœ¨è¿è¡Œä»¿çœŸ..."
)

# ========================
# æ¯”ç‰¹æµç”Ÿæˆç›®æ ‡
# ========================
add_custom_target(bitstream
  COMMAND cmd.exe /c "${{VIVADO_PATH_WIN}}/bin/vivado.bat -mode batch -source ${{CMAKE_SOURCE_DIR_WIN}}/scripts/build_bitstream.tcl -tclargs {proj_name} ${{PART}} ${{CMAKE_SOURCE_DIR_WIN}}/rtl ${{WINDOWS_CONSTRAINTS}} ${{SYNTH_DIR_WIN}}"
  WORKING_DIRECTORY ${{CMAKE_BINARY_DIR}}
  VERBATIM
  COMMENT "âš™ï¸ æ­£åœ¨ç”Ÿæˆæ¯”ç‰¹æµ..."
)

# ========================
# è°ƒè¯•ä¿¡æ¯ï¼ˆå¯é€‰ï¼‰
# ========================
message(STATUS "Vivado (WSL):     ${{VIVADO_PATH}}")
message(STATUS "Vivado (Win):     ${{VIVADO_PATH_WIN}}")
message(STATUS "XSIM_DIR (Win):   ${{XSIM_DIR_WIN}}")
message(STATUS "Sim work dir:     ${{SIM_WORK_DIR_WIN}}")
"""

    cmake_content = cmake_template.format(proj_name=proj_name, board=board)
    with open("CMakeLists.txt", "w", encoding="utf-8") as f:
        f.write(cmake_content)

    # ç”Ÿæˆ Tcl æ„å»ºè„šæœ¬
    tcl_template = """if {{$argc < 5}} {{
    error "ç”¨æ³•: build_bitstream.tcl <proj_name> <part> <rtl_dir> <xdc_file> <proj_dir>"
}}

set proj_name [lindex $argv 0]
set part [lindex $argv 1]
set rtl_dir [lindex $argv 2]
set xdc_file [lindex $argv 3]
set proj_dir [lindex $argv 4]

create_project $proj_name $proj_dir -part $part

proc add_rtl_files {{dir}} {{
    foreach f [glob -nocomplain -directory $dir *] {{
        if {{[file isdirectory $f]}} {{
            add_rtl_files $f
        }} elseif {{[string match -nocase "*.v" $f] || [string match -nocase "*.sv" $f]}} {{
            add_files -norecurse $f
        }}
    }}
}}

add_rtl_files $rtl_dir

if {{$xdc_file != "" && [file exists $xdc_file]}} {{
    add_files -fileset constrs_1 -norecurse $xdc_file
}}

set_property top {top_module} [current_fileset]

launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1

write_bitstream -force ${{proj_dir}}/${{proj_name}}.bit
puts "âœ… æ¯”ç‰¹æµå·²ç”Ÿæˆ: ${{proj_dir}}/${{proj_name}}.bit"
"""

    tcl_content = tcl_template.format(top_module=top_module)
    with open("scripts/build_bitstream.tcl", "w", encoding="utf-8") as f:
        f.write(tcl_content)

    # è¾“å‡ºæˆåŠŸä¿¡æ¯
    print(f"\nğŸ‰ é¡¹ç›® '{proj_name}' åˆ›å»ºæˆåŠŸï¼")
    print(f"   â€¢ é¡¶å±‚æ¨¡å—: {top_module}")
    print(f"   â€¢ å¼€å‘æ¿:   {board}")
    print(f"\nğŸ“ RTL é¡¶å±‚: ./rtl/{top_module}.sv ï¼ˆå¯ç¼–è¾‘ï¼‰")
    print(f"ğŸ§ª æµ‹è¯•å¹³å°: ./tb/tb_top.sv")
    print(f"ğŸ“‚ ä»¿çœŸè¾“å‡º: ./tb/sim/ ï¼ˆå·²é¢„åˆ›å»ºï¼‰")
    print(f"ğŸ”§ çº¦æŸæ¨¡æ¿: ./constraints/{board}.xdc")
    print(f"\nğŸš€ å¿«é€Ÿå¼€å§‹ä»¿çœŸ:")
    print(f"   cd {proj_name}")
    print(f"   mkdir build && cd build")
    print(f"   cmake .. -DVIVADO_PATH=/your/vivado/path -DBOARD={board}")
    print(f"   cmake --build . --target simulate")
    print(f"\nğŸ’¡ æç¤º: å®ç°ä½ çš„è®¾è®¡åï¼Œå¯è¿è¡Œ 'cmake --build . --target bitstream'")


if __name__ == "__main__":
    main()