Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o X:/Xilinx/Memari/Exp02/four_bit_comp_tb_isim_beh.exe -prj X:/Xilinx/Memari/Exp02/four_bit_comp_tb_beh.prj work.four_bit_comp_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "X:/Xilinx/Memari/Exp02/xor_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp02/or_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp02/and_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp02/one_bit_comp.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp02/four_bit_comp.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp02/four_bit_comp_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity one_bit_comp [one_bit_comp_default]
Compiling architecture behavioral of entity four_bit_comp [four_bit_comp_default]
Compiling architecture test of entity four_bit_comp_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable X:/Xilinx/Memari/Exp02/four_bit_comp_tb_isim_beh.exe
Fuse Memory Usage: 30164 KB
Fuse CPU Usage: 1843 ms
