Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7dfeaa91c4a9474d83dc54c459a23faa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3782] unit 'ila' ignored due to previous errors [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila_sim_netlist.v:15]
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
ERROR: [VRFC 10-3006] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ila.vdb' needs to be re-saved since 'std.standard' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ila' failed to restore
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
