/*
 * Copyright (C) 2020 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __GPU_QOGIRL6_MASK_H
#define __GPU_QOGIRL6_MASK_H

#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_HOLD                                                            0x1
#define MASK_GPU_DVFS_APB_RF_GPU_TOP_MIN_VOLTAGE                                                      0x7
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_ACK                                                             0x100
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_VOLTAGE_SW                                                      0x70
#define MASK_GPU_DVFS_APB_RF_GPU_CURRENT_VOLTAGE_SW                                                   0xe
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_REQ_SW                                                          0x1
#define MASK_GPU_DVFS_APB_RF_REG_GPU_CORE_FREQ_UPD_EN_BYP                                             0x4
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_DVFS_FORCE_EN                                                    0x2
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_DVFS_AUTO_GATE_SEL                                               0x1
#define MASK_GPU_DVFS_APB_RF_GPU_CURRENT_VOLTAGE                                                      0x7000
#define MASK_GPU_DVFS_APB_RF_GPU_INTERNAL_VOTE_VOLTAGE                                                0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_DVFS                                                    0x7000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_DVFS                                                    0xe00
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_DVFS                                                     0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_DVFS                                                     0x7
#define MASK_GPU_DVFS_APB_RF_GPU_TOP_DVFS_BUSY                                                        0x80000
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_WINDOW_CNT                                                      0x7fff8
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_STATE                                                           0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX0                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX0                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX0                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX0                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX0                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX1                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX1                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX1                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX1                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX1                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX2                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX2                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX2                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX2                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX2                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX3                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX3                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX3                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX3                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX3                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX4                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX4                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX4                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX4                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX4                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX5                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX5                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX5                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX5                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX5                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX6                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX6                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX6                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX6                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX6                                                  0x7
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_SYS_DIV_INDEX7                                                   0x700000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_MEM_DIV_INDEX7                                                   0xe0000
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_VOL_INDEX7                                                      0x1c000
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_DIV_INDEX7                                                  0x38
#define MASK_GPU_DVFS_APB_RF_CGM_GPU_CORE_SEL_INDEX7                                                  0x7
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_INDEX                                                           0x7
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_DVFS_INDEX_IDLE                                                 0x7
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_DVFS_FREQ_UPD_STATE                                             0xf
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_GFREE_WAIT_DELAY                                                0x3ff
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_FREQ_UPD_DELAY_EN                                               0x2
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_FREQ_UPD_HDSK_EN                                                0x1
#define MASK_GPU_DVFS_APB_RF_DVFS_RES_REG0                                                            0xffffffff
#define MASK_GPU_DVFS_APB_RF_DVFS_RES_REG1                                                            0xffffffff
#define MASK_GPU_DVFS_APB_RF_DVFS_RES_REG2                                                            0xffffffff
#define MASK_GPU_DVFS_APB_RF_DVFS_RES_REG3                                                            0xffffffff
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_UP_WINDOW                                                       0xffff0000
#define MASK_GPU_DVFS_APB_RF_GPU_DVFS_DOWN_WINDOW                                                     0xffff
#define MASK_GPU_DVFS_APB_RF_GPU_CORE_DFS_IDLE_DISABLE                                                0x1

#define MASK_GPU_APB_RF_GPU_QOS_SEL                                                                   0x10000
#define MASK_GPU_APB_RF_AWQOS_THRESHOLD_GPU                                                           0xf000
#define MASK_GPU_APB_RF_ARQOS_THRESHOLD_GPU                                                           0xf00
#define MASK_GPU_APB_RF_AWQOS_GPU                                                                     0xf0
#define MASK_GPU_APB_RF_ARQOS_GPU                                                                     0xf

#endif /* __GPU_QOGIRL6_MASK_H */
