#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0059F878 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v005E8BB0_0 .var "addr", 0 0;
v005E8C08_0 .var "clk", 0 0;
v005E8C60_0 .var "clr", 0 0;
v005E8CB8_0 .var "in", 0 0;
RS_005B66E4 .resolv tri, L_005EF038, L_005EF090, L_005EF0E8, L_005EF140;
v005E8D10_0 .net8 "out", 3 0, RS_005B66E4; 4 drivers
v005E8D68_0 .var "preset", 0 0;
v005E8DC0_0 .var "rw", 0 0;
S_0059F438 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_0059F878;
 .timescale 0 0;
v005E8948_0 .net "addr", 0 0, v005E8BB0_0; 1 drivers
v005E89A0_0 .net "clk", 0 0, v005E8C08_0; 1 drivers
v005E89F8_0 .net "clr", 0 0, v005E8C60_0; 1 drivers
v005E8A50_0 .net "in", 0 0, v005E8CB8_0; 1 drivers
v005E8AA8_0 .alias "out", 3 0, v005E8D10_0;
v005E8B00_0 .net "preset", 0 0, v005E8D68_0; 1 drivers
v005E8B58_0 .net "rw", 0 0, v005E8DC0_0; 1 drivers
L_005EF038 .part/pv L_005ECB00, 3, 1, 4;
L_005EF090 .part/pv L_005ECC88, 2, 1, 4;
L_005EF0E8 .part/pv L_005ECDD8, 1, 1, 4;
L_005EF140 .part/pv L_005ECEF0, 0, 1, 4;
S_0059F2A0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0059F438;
 .timescale 0 0;
L_005EC978 .functor AND 1, v005E8C08_0, v005E8BB0_0, v005E8DC0_0, C4<1>;
L_005ECAC8 .functor OR 1, v005E8DC0_0, v005E8CB8_0, C4<0>, C4<0>;
L_005ECB00 .functor AND 1, v005E8BB0_0, v005E84A0_0, C4<1>, C4<1>;
v005E8550_0 .alias "addr", 0 0, v005E8948_0;
v005E85A8_0 .alias "clock", 0 0, v005E89A0_0;
v005E8600_0 .alias "clr", 0 0, v005E89F8_0;
v005E8658_0 .alias "in", 0 0, v005E8A50_0;
v005E86B0_0 .net "out", 0 0, L_005ECB00; 1 drivers
v005E8708_0 .alias "preset", 0 0, v005E8B00_0;
v005E8760_0 .net "q", 0 0, v005E84A0_0; 1 drivers
v005E87B8_0 .net "qnot", 0 0, v005E84F8_0; 1 drivers
v005E8810_0 .alias "rw", 0 0, v005E8B58_0;
v005E8898_0 .net "s0", 0 0, L_005EC978; 1 drivers
v005E88F0_0 .net "s1", 0 0, L_005ECAC8; 1 drivers
S_0059F218 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059F2A0;
 .timescale 0 0;
v005E82E8_0 .alias "clear", 0 0, v005E89F8_0;
v005E8340_0 .alias "clk", 0 0, v005E8898_0;
v005E8398_0 .alias "j", 0 0, v005E88F0_0;
v005E83F0_0 .alias "k", 0 0, v005E88F0_0;
v005E8448_0 .alias "preset", 0 0, v005E8B00_0;
v005E84A0_0 .var "q", 0 0;
v005E84F8_0 .var "qnot", 0 0;
E_005B3288 .event posedge, v005E8340_0;
S_0059F6E0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0059F438;
 .timescale 0 0;
L_005ECBE0 .functor AND 1, v005E8C08_0, v005E8BB0_0, v005E8DC0_0, C4<1>;
L_005ECC50 .functor OR 1, v005E8DC0_0, v005E8CB8_0, C4<0>, C4<0>;
L_005ECC88 .functor AND 1, v005E8BB0_0, v005E7E70_0, C4<1>, C4<1>;
v005E7F20_0 .alias "addr", 0 0, v005E8948_0;
v005E7F78_0 .alias "clock", 0 0, v005E89A0_0;
v005E7FD0_0 .alias "clr", 0 0, v005E89F8_0;
v005E8028_0 .alias "in", 0 0, v005E8A50_0;
v005E8080_0 .net "out", 0 0, L_005ECC88; 1 drivers
v005E80D8_0 .alias "preset", 0 0, v005E8B00_0;
v005E8130_0 .net "q", 0 0, v005E7E70_0; 1 drivers
v005E8188_0 .net "qnot", 0 0, v005E7EC8_0; 1 drivers
v005E81E0_0 .alias "rw", 0 0, v005E8B58_0;
v005E8238_0 .net "s0", 0 0, L_005ECBE0; 1 drivers
v005E8290_0 .net "s1", 0 0, L_005ECC50; 1 drivers
S_0059F658 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059F6E0;
 .timescale 0 0;
v005E7CB8_0 .alias "clear", 0 0, v005E89F8_0;
v005E7D10_0 .alias "clk", 0 0, v005E8238_0;
v005E7D68_0 .alias "j", 0 0, v005E8290_0;
v005E7DC0_0 .alias "k", 0 0, v005E8290_0;
v005E7E18_0 .alias "preset", 0 0, v005E8B00_0;
v005E7E70_0 .var "q", 0 0;
v005E7EC8_0 .var "qnot", 0 0;
E_005B2E08 .event posedge, v005E7D10_0;
S_0059F7F0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0059F438;
 .timescale 0 0;
L_005ECD30 .functor AND 1, v005E8C08_0, v005E8BB0_0, v005E8DC0_0, C4<1>;
L_005ECDA0 .functor OR 1, v005E8DC0_0, v005E8CB8_0, C4<0>, C4<0>;
L_005ECDD8 .functor AND 1, v005E8BB0_0, v005AE0F8_0, C4<1>, C4<1>;
v005E78F0_0 .alias "addr", 0 0, v005E8948_0;
v005E7948_0 .alias "clock", 0 0, v005E89A0_0;
v005E79A0_0 .alias "clr", 0 0, v005E89F8_0;
v005E79F8_0 .alias "in", 0 0, v005E8A50_0;
v005E7A50_0 .net "out", 0 0, L_005ECDD8; 1 drivers
v005E7AA8_0 .alias "preset", 0 0, v005E8B00_0;
v005E7B00_0 .net "q", 0 0, v005AE0F8_0; 1 drivers
v005E7B58_0 .net "qnot", 0 0, v005E7898_0; 1 drivers
v005E7BB0_0 .alias "rw", 0 0, v005E8B58_0;
v005E7C08_0 .net "s0", 0 0, L_005ECD30; 1 drivers
v005E7C60_0 .net "s1", 0 0, L_005ECDA0; 1 drivers
S_0059F768 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059F7F0;
 .timescale 0 0;
v005ADF40_0 .alias "clear", 0 0, v005E89F8_0;
v005ADF98_0 .alias "clk", 0 0, v005E7C08_0;
v005ADFF0_0 .alias "j", 0 0, v005E7C60_0;
v005AE048_0 .alias "k", 0 0, v005E7C60_0;
v005AE0A0_0 .alias "preset", 0 0, v005E8B00_0;
v005AE0F8_0 .var "q", 0 0;
v005E7898_0 .var "qnot", 0 0;
E_005B2E48 .event posedge, v005ADF98_0;
S_0059F3B0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0059F438;
 .timescale 0 0;
L_005ECE48 .functor AND 1, v005E8C08_0, v005E8BB0_0, v005E8DC0_0, C4<1>;
L_005ECEB8 .functor OR 1, v005E8DC0_0, v005E8CB8_0, C4<0>, C4<0>;
L_005ECEF0 .functor AND 1, v005E8BB0_0, v005ADAC8_0, C4<1>, C4<1>;
v005ADB78_0 .alias "addr", 0 0, v005E8948_0;
v005ADBD0_0 .alias "clock", 0 0, v005E89A0_0;
v005ADC28_0 .alias "clr", 0 0, v005E89F8_0;
v005ADC80_0 .alias "in", 0 0, v005E8A50_0;
v005ADCD8_0 .net "out", 0 0, L_005ECEF0; 1 drivers
v005ADD30_0 .alias "preset", 0 0, v005E8B00_0;
v005ADD88_0 .net "q", 0 0, v005ADAC8_0; 1 drivers
v005ADDE0_0 .net "qnot", 0 0, v005ADB20_0; 1 drivers
v005ADE38_0 .alias "rw", 0 0, v005E8B58_0;
v005ADE90_0 .net "s0", 0 0, L_005ECE48; 1 drivers
v005ADEE8_0 .net "s1", 0 0, L_005ECEB8; 1 drivers
S_0059F328 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059F3B0;
 .timescale 0 0;
v005AD910_0 .alias "clear", 0 0, v005E89F8_0;
v005AD968_0 .alias "clk", 0 0, v005ADE90_0;
v005AD9C0_0 .alias "j", 0 0, v005ADEE8_0;
v005ADA18_0 .alias "k", 0 0, v005ADEE8_0;
v005ADA70_0 .alias "preset", 0 0, v005E8B00_0;
v005ADAC8_0 .var "q", 0 0;
v005ADB20_0 .var "qnot", 0 0;
E_005B2E28 .event posedge, v005AD968_0;
S_0059F4C0 .scope begin, "start" "start" 2 36, 2 36, S_0059F878;
 .timescale 0 0;
S_0059F548 .scope begin, "main" "main" 2 46, 2 46, S_0059F878;
 .timescale 0 0;
S_0059F5D0 .scope module, "exemplo0074" "exemplo0074" 5 36;
 .timescale 0 0;
v005EEDD0_0 .var "addr", 1 0;
v005EEE28_0 .var "clk", 0 0;
v005EEE80_0 .var "clr", 0 0;
v005EEED8_0 .var "in", 0 0;
RS_005B6BAC .resolv tri, L_005EFF08, L_005F0118, C4<zzzzzzzz>, C4<zzzzzzzz>;
v005EEF30_0 .net8 "out", 7 0, RS_005B6BAC; 2 drivers
v005EEF88_0 .var "preset", 0 0;
v005EEFE0_0 .var "rw", 0 0;
S_0059F988 .scope module, "memo2_8" "memoria2x8" 5 44, 5 24, S_0059F5D0;
 .timescale 0 0;
v005EEB68_0 .net "addr", 1 0, v005EEDD0_0; 1 drivers
v005EEBC0_0 .net "clk", 0 0, v005EEE28_0; 1 drivers
v005EEC18_0 .net "clr", 0 0, v005EEE80_0; 1 drivers
v005EEC70_0 .net "in", 0 0, v005EEED8_0; 1 drivers
v005EECC8_0 .alias "out", 7 0, v005EEF30_0;
v005EED20_0 .net "preset", 0 0, v005EEF88_0; 1 drivers
v005EED78_0 .net "rw", 0 0, v005EEFE0_0; 1 drivers
RS_005B6B7C .resolv tri, L_005EF198, L_005EFE00, L_005EFE58, L_005EFEB0;
L_005EFF08 .part/pv RS_005B6B7C, 4, 4, 8;
L_005EFF60 .part v005EEDD0_0, 1, 1;
RS_005B696C .resolv tri, L_005EFFB8, L_005F0010, L_005F0068, L_005F00C0;
L_005F0118 .part/pv RS_005B696C, 0, 4, 8;
L_005F0170 .part v005EEDD0_0, 0, 1;
S_0059FF60 .scope module, "m1" "memoria2x4" 5 28, 5 13, S_0059F988;
 .timescale 0 0;
v005EE900_0 .net "addr", 0 0, L_005EFF60; 1 drivers
v005EE958_0 .alias "clk", 0 0, v005EEBC0_0;
v005EE9B0_0 .alias "clr", 0 0, v005EEC18_0;
v005EEA08_0 .alias "in", 0 0, v005EEC70_0;
v005EEA60_0 .net8 "out", 3 0, RS_005B6B7C; 4 drivers
v005EEAB8_0 .alias "preset", 0 0, v005EED20_0;
v005EEB10_0 .alias "rw", 0 0, v005EED78_0;
S_0059FFE8 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_0059FF60;
 .timescale 0 0;
v005EE698_0 .alias "addr", 0 0, v005EE900_0;
v005EE6F0_0 .alias "clk", 0 0, v005EEBC0_0;
v005EE748_0 .alias "clr", 0 0, v005EEC18_0;
v005EE7A0_0 .alias "in", 0 0, v005EEC70_0;
v005EE7F8_0 .alias "out", 3 0, v005EEA60_0;
v005EE850_0 .alias "preset", 0 0, v005EED20_0;
v005EE8A8_0 .alias "rw", 0 0, v005EED78_0;
L_005EF198 .part/pv L_005ED040, 3, 1, 4;
L_005EFE00 .part/pv L_005EF500, 2, 1, 4;
L_005EFE58 .part/pv L_005EF650, 1, 1, 4;
L_005EFEB0 .part/pv L_005EF768, 0, 1, 4;
S_005A03A0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0059FFE8;
 .timescale 0 0;
L_005ECF98 .functor AND 1, v005EEE28_0, L_005EFF60, v005EEFE0_0, C4<1>;
L_005ED008 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005ED040 .functor AND 1, L_005EFF60, v005EE220_0, C4<1>, C4<1>;
v005EE2D0_0 .alias "addr", 0 0, v005EE900_0;
v005EE328_0 .alias "clock", 0 0, v005EEBC0_0;
v005EE380_0 .alias "clr", 0 0, v005EEC18_0;
v005EE3D8_0 .alias "in", 0 0, v005EEC70_0;
v005EE430_0 .net "out", 0 0, L_005ED040; 1 drivers
v005EE488_0 .alias "preset", 0 0, v005EED20_0;
v005EE4E0_0 .net "q", 0 0, v005EE220_0; 1 drivers
v005EE538_0 .net "qnot", 0 0, v005EE278_0; 1 drivers
v005EE590_0 .alias "rw", 0 0, v005EED78_0;
v005EE5E8_0 .net "s0", 0 0, L_005ECF98; 1 drivers
v005EE640_0 .net "s1", 0 0, L_005ED008; 1 drivers
S_005A0428 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005A03A0;
 .timescale 0 0;
v005EDEB0_0 .alias "clear", 0 0, v005EEC18_0;
v005EDF08_0 .alias "clk", 0 0, v005EE5E8_0;
v005EDF60_0 .alias "j", 0 0, v005EE640_0;
v005EDFB8_0 .alias "k", 0 0, v005EE640_0;
v005EE010_0 .alias "preset", 0 0, v005EED20_0;
v005EE220_0 .var "q", 0 0;
v005EE278_0 .var "qnot", 0 0;
E_005B3668 .event posedge, v005EDF08_0;
S_005A0290 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0059FFE8;
 .timescale 0 0;
L_005EF458 .functor AND 1, v005EEE28_0, L_005EFF60, v005EEFE0_0, C4<1>;
L_005EF4C8 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005EF500 .functor AND 1, L_005EFF60, v005EDA38_0, C4<1>, C4<1>;
v005EDAE8_0 .alias "addr", 0 0, v005EE900_0;
v005EDB40_0 .alias "clock", 0 0, v005EEBC0_0;
v005EDB98_0 .alias "clr", 0 0, v005EEC18_0;
v005EDBF0_0 .alias "in", 0 0, v005EEC70_0;
v005EDC48_0 .net "out", 0 0, L_005EF500; 1 drivers
v005EDCA0_0 .alias "preset", 0 0, v005EED20_0;
v005EDCF8_0 .net "q", 0 0, v005EDA38_0; 1 drivers
v005EDD50_0 .net "qnot", 0 0, v005EDA90_0; 1 drivers
v005EDDA8_0 .alias "rw", 0 0, v005EED78_0;
v005EDE00_0 .net "s0", 0 0, L_005EF458; 1 drivers
v005EDE58_0 .net "s1", 0 0, L_005EF4C8; 1 drivers
S_005A0318 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005A0290;
 .timescale 0 0;
v005ED880_0 .alias "clear", 0 0, v005EEC18_0;
v005ED8D8_0 .alias "clk", 0 0, v005EDE00_0;
v005ED930_0 .alias "j", 0 0, v005EDE58_0;
v005ED988_0 .alias "k", 0 0, v005EDE58_0;
v005ED9E0_0 .alias "preset", 0 0, v005EED20_0;
v005EDA38_0 .var "q", 0 0;
v005EDA90_0 .var "qnot", 0 0;
E_005B35C8 .event posedge, v005ED8D8_0;
S_005A0180 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0059FFE8;
 .timescale 0 0;
L_005EF5A8 .functor AND 1, v005EEE28_0, L_005EFF60, v005EEFE0_0, C4<1>;
L_005EF618 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005EF650 .functor AND 1, L_005EFF60, v005ED408_0, C4<1>, C4<1>;
v005ED4B8_0 .alias "addr", 0 0, v005EE900_0;
v005ED510_0 .alias "clock", 0 0, v005EEBC0_0;
v005ED568_0 .alias "clr", 0 0, v005EEC18_0;
v005ED5C0_0 .alias "in", 0 0, v005EEC70_0;
v005ED618_0 .net "out", 0 0, L_005EF650; 1 drivers
v005ED670_0 .alias "preset", 0 0, v005EED20_0;
v005ED6C8_0 .net "q", 0 0, v005ED408_0; 1 drivers
v005ED720_0 .net "qnot", 0 0, v005ED460_0; 1 drivers
v005ED778_0 .alias "rw", 0 0, v005EED78_0;
v005ED7D0_0 .net "s0", 0 0, L_005EF5A8; 1 drivers
v005ED828_0 .net "s1", 0 0, L_005EF618; 1 drivers
S_005A0208 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005A0180;
 .timescale 0 0;
v005ED250_0 .alias "clear", 0 0, v005EEC18_0;
v005ED2A8_0 .alias "clk", 0 0, v005ED7D0_0;
v005ED300_0 .alias "j", 0 0, v005ED828_0;
v005ED358_0 .alias "k", 0 0, v005ED828_0;
v005ED3B0_0 .alias "preset", 0 0, v005EED20_0;
v005ED408_0 .var "q", 0 0;
v005ED460_0 .var "qnot", 0 0;
E_005B3528 .event posedge, v005ED2A8_0;
S_005A0070 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0059FFE8;
 .timescale 0 0;
L_005EF6C0 .functor AND 1, v005EEE28_0, L_005EFF60, v005EEFE0_0, C4<1>;
L_005EF730 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005EF768 .functor AND 1, L_005EFF60, v005EC5A8_0, C4<1>, C4<1>;
v005EC658_0 .alias "addr", 0 0, v005EE900_0;
v005EC6B0_0 .alias "clock", 0 0, v005EEBC0_0;
v005EC708_0 .alias "clr", 0 0, v005EEC18_0;
v005EC760_0 .alias "in", 0 0, v005EEC70_0;
v005EC7B8_0 .net "out", 0 0, L_005EF768; 1 drivers
v005EC810_0 .alias "preset", 0 0, v005EED20_0;
v005ED098_0 .net "q", 0 0, v005EC5A8_0; 1 drivers
v005ED0F0_0 .net "qnot", 0 0, v005EC600_0; 1 drivers
v005ED148_0 .alias "rw", 0 0, v005EED78_0;
v005ED1A0_0 .net "s0", 0 0, L_005EF6C0; 1 drivers
v005ED1F8_0 .net "s1", 0 0, L_005EF730; 1 drivers
S_005A00F8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_005A0070;
 .timescale 0 0;
v005EC3F0_0 .alias "clear", 0 0, v005EEC18_0;
v005EC448_0 .alias "clk", 0 0, v005ED1A0_0;
v005EC4A0_0 .alias "j", 0 0, v005ED1F8_0;
v005EC4F8_0 .alias "k", 0 0, v005ED1F8_0;
v005EC550_0 .alias "preset", 0 0, v005EED20_0;
v005EC5A8_0 .var "q", 0 0;
v005EC600_0 .var "qnot", 0 0;
E_005B3548 .event posedge, v005EC448_0;
S_0059FA10 .scope module, "m2" "memoria2x4" 5 29, 5 13, S_0059F988;
 .timescale 0 0;
v005EC188_0 .net "addr", 0 0, L_005F0170; 1 drivers
v005EC1E0_0 .alias "clk", 0 0, v005EEBC0_0;
v005EC238_0 .alias "clr", 0 0, v005EEC18_0;
v005EC290_0 .alias "in", 0 0, v005EEC70_0;
v005EC2E8_0 .net8 "out", 3 0, RS_005B696C; 4 drivers
v005EC340_0 .alias "preset", 0 0, v005EED20_0;
v005EC398_0 .alias "rw", 0 0, v005EED78_0;
S_0059FA98 .scope module, "m1" "memoria1x4" 5 16, 2 13, S_0059FA10;
 .timescale 0 0;
v005EBF20_0 .alias "addr", 0 0, v005EC188_0;
v005EBF78_0 .alias "clk", 0 0, v005EEBC0_0;
v005EBFD0_0 .alias "clr", 0 0, v005EEC18_0;
v005EC028_0 .alias "in", 0 0, v005EEC70_0;
v005EC080_0 .alias "out", 3 0, v005EC2E8_0;
v005EC0D8_0 .alias "preset", 0 0, v005EED20_0;
v005EC130_0 .alias "rw", 0 0, v005EED78_0;
L_005EFFB8 .part/pv L_005EF928, 3, 1, 4;
L_005F0010 .part/pv L_005EFAB0, 2, 1, 4;
L_005F0068 .part/pv L_005F1180, 1, 1, 4;
L_005F00C0 .part/pv L_005F1298, 0, 1, 4;
S_0059FE50 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_0059FA98;
 .timescale 0 0;
L_005EF880 .functor AND 1, v005EEE28_0, L_005F0170, v005EEFE0_0, C4<1>;
L_005EF8F0 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005EF928 .functor AND 1, L_005F0170, v005EBAA8_0, C4<1>, C4<1>;
v005EBB58_0 .alias "addr", 0 0, v005EC188_0;
v005EBBB0_0 .alias "clock", 0 0, v005EEBC0_0;
v005EBC08_0 .alias "clr", 0 0, v005EEC18_0;
v005EBC60_0 .alias "in", 0 0, v005EEC70_0;
v005EBCB8_0 .net "out", 0 0, L_005EF928; 1 drivers
v005EBD10_0 .alias "preset", 0 0, v005EED20_0;
v005EBD68_0 .net "q", 0 0, v005EBAA8_0; 1 drivers
v005EBDC0_0 .net "qnot", 0 0, v005EBB00_0; 1 drivers
v005EBE18_0 .alias "rw", 0 0, v005EED78_0;
v005EBE70_0 .net "s0", 0 0, L_005EF880; 1 drivers
v005EBEC8_0 .net "s1", 0 0, L_005EF8F0; 1 drivers
S_0059FED8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059FE50;
 .timescale 0 0;
v005EB8F0_0 .alias "clear", 0 0, v005EEC18_0;
v005EB948_0 .alias "clk", 0 0, v005EBE70_0;
v005EB9A0_0 .alias "j", 0 0, v005EBEC8_0;
v005EB9F8_0 .alias "k", 0 0, v005EBEC8_0;
v005EBA50_0 .alias "preset", 0 0, v005EED20_0;
v005EBAA8_0 .var "q", 0 0;
v005EBB00_0 .var "qnot", 0 0;
E_005B34A8 .event posedge, v005EB948_0;
S_0059FD40 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_0059FA98;
 .timescale 0 0;
L_005EFA08 .functor AND 1, v005EEE28_0, L_005F0170, v005EEFE0_0, C4<1>;
L_005EFA78 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005EFAB0 .functor AND 1, L_005F0170, v005EB448_0, C4<1>, C4<1>;
v005EB4F8_0 .alias "addr", 0 0, v005EC188_0;
v005EB550_0 .alias "clock", 0 0, v005EEBC0_0;
v005EB5A8_0 .alias "clr", 0 0, v005EEC18_0;
v005EB600_0 .alias "in", 0 0, v005EEC70_0;
v005EB658_0 .net "out", 0 0, L_005EFAB0; 1 drivers
v005EB6B0_0 .alias "preset", 0 0, v005EED20_0;
v005EB708_0 .net "q", 0 0, v005EB448_0; 1 drivers
v005EB760_0 .net "qnot", 0 0, v005EB4A0_0; 1 drivers
v005EB7B8_0 .alias "rw", 0 0, v005EED78_0;
v005EB810_0 .net "s0", 0 0, L_005EFA08; 1 drivers
v005EB898_0 .net "s1", 0 0, L_005EFA78; 1 drivers
S_0059FDC8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059FD40;
 .timescale 0 0;
v005EB290_0 .alias "clear", 0 0, v005EEC18_0;
v005EB2E8_0 .alias "clk", 0 0, v005EB810_0;
v005EB340_0 .alias "j", 0 0, v005EB898_0;
v005EB398_0 .alias "k", 0 0, v005EB898_0;
v005EB3F0_0 .alias "preset", 0 0, v005EED20_0;
v005EB448_0 .var "q", 0 0;
v005EB4A0_0 .var "qnot", 0 0;
E_005B3368 .event posedge, v005EB2E8_0;
S_0059FC30 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_0059FA98;
 .timescale 0 0;
L_005EFB58 .functor AND 1, v005EEE28_0, L_005F0170, v005EEFE0_0, C4<1>;
L_005F1148 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005F1180 .functor AND 1, L_005F0170, v005EAE18_0, C4<1>, C4<1>;
v005EAEC8_0 .alias "addr", 0 0, v005EC188_0;
v005EAF20_0 .alias "clock", 0 0, v005EEBC0_0;
v005EAF78_0 .alias "clr", 0 0, v005EEC18_0;
v005EAFD0_0 .alias "in", 0 0, v005EEC70_0;
v005EB028_0 .net "out", 0 0, L_005F1180; 1 drivers
v005EB080_0 .alias "preset", 0 0, v005EED20_0;
v005EB0D8_0 .net "q", 0 0, v005EAE18_0; 1 drivers
v005EB130_0 .net "qnot", 0 0, v005EAE70_0; 1 drivers
v005EB188_0 .alias "rw", 0 0, v005EED78_0;
v005EB1E0_0 .net "s0", 0 0, L_005EFB58; 1 drivers
v005EB238_0 .net "s1", 0 0, L_005F1148; 1 drivers
S_0059FCB8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059FC30;
 .timescale 0 0;
v005EAC60_0 .alias "clear", 0 0, v005EEC18_0;
v005EACB8_0 .alias "clk", 0 0, v005EB1E0_0;
v005EAD10_0 .alias "j", 0 0, v005EB238_0;
v005EAD68_0 .alias "k", 0 0, v005EB238_0;
v005EADC0_0 .alias "preset", 0 0, v005EED20_0;
v005EAE18_0 .var "q", 0 0;
v005EAE70_0 .var "qnot", 0 0;
E_005B3308 .event posedge, v005EACB8_0;
S_0059FB20 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_0059FA98;
 .timescale 0 0;
L_005F11F0 .functor AND 1, v005EEE28_0, L_005F0170, v005EEFE0_0, C4<1>;
L_005F1260 .functor OR 1, v005EEFE0_0, v005EEED8_0, C4<0>, C4<0>;
L_005F1298 .functor AND 1, L_005F0170, v005E8FD0_0, C4<1>, C4<1>;
v005EA898_0 .alias "addr", 0 0, v005EC188_0;
v005EA8F0_0 .alias "clock", 0 0, v005EEBC0_0;
v005EA948_0 .alias "clr", 0 0, v005EEC18_0;
v005EA9A0_0 .alias "in", 0 0, v005EEC70_0;
v005EA9F8_0 .net "out", 0 0, L_005F1298; 1 drivers
v005EAA50_0 .alias "preset", 0 0, v005EED20_0;
v005EAAA8_0 .net "q", 0 0, v005E8FD0_0; 1 drivers
v005EAB00_0 .net "qnot", 0 0, v005E9028_0; 1 drivers
v005EAB58_0 .alias "rw", 0 0, v005EED78_0;
v005EABB0_0 .net "s0", 0 0, L_005F11F0; 1 drivers
v005EAC08_0 .net "s1", 0 0, L_005F1260; 1 drivers
S_0059FBA8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0059FB20;
 .timescale 0 0;
v005E8E18_0 .alias "clear", 0 0, v005EEC18_0;
v005E8E70_0 .alias "clk", 0 0, v005EABB0_0;
v005E8EC8_0 .alias "j", 0 0, v005EAC08_0;
v005E8F20_0 .alias "k", 0 0, v005EAC08_0;
v005E8F78_0 .alias "preset", 0 0, v005EED20_0;
v005E8FD0_0 .var "q", 0 0;
v005E9028_0 .var "qnot", 0 0;
E_005B3328 .event posedge, v005E8E70_0;
S_0059F108 .scope begin, "start" "start" 5 47, 5 47, S_0059F5D0;
 .timescale 0 0;
S_0059F190 .scope begin, "main" "main" 5 57, 5 57, S_0059F5D0;
 .timescale 0 0;
    .scope S_0059F218;
T_0 ;
    %wait E_005B3288;
    %load/v 8, v005E82E8_0, 1;
    %load/v 9, v005E8398_0, 1;
    %inv 9, 1;
    %load/v 10, v005E83F0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84F8_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005E8398_0, 1;
    %load/v 9, v005E83F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E8448_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84F8_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005E8398_0, 1;
    %load/v 9, v005E83F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v005E84A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84A0_0, 0, 8;
    %load/v 8, v005E84F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84F8_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0059F658;
T_1 ;
    %wait E_005B2E08;
    %load/v 8, v005E7CB8_0, 1;
    %load/v 9, v005E7D68_0, 1;
    %inv 9, 1;
    %load/v 10, v005E7DC0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7E70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7EC8_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005E7D68_0, 1;
    %load/v 9, v005E7DC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E7E18_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7E70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7EC8_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005E7D68_0, 1;
    %load/v 9, v005E7DC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v005E7E70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7E70_0, 0, 8;
    %load/v 8, v005E7EC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7EC8_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0059F768;
T_2 ;
    %wait E_005B2E48;
    %load/v 8, v005ADF40_0, 1;
    %load/v 9, v005ADFF0_0, 1;
    %inv 9, 1;
    %load/v 10, v005AE048_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AE0F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7898_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005ADFF0_0, 1;
    %load/v 9, v005AE048_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005AE0A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AE0F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7898_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005ADFF0_0, 1;
    %load/v 9, v005AE048_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005AE0F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AE0F8_0, 0, 8;
    %load/v 8, v005E7898_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7898_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0059F328;
T_3 ;
    %wait E_005B2E28;
    %load/v 8, v005AD910_0, 1;
    %load/v 9, v005AD9C0_0, 1;
    %inv 9, 1;
    %load/v 10, v005ADA18_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ADAC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ADB20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005AD9C0_0, 1;
    %load/v 9, v005ADA18_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005ADA70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ADAC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ADB20_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005AD9C0_0, 1;
    %load/v 9, v005ADA18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005ADAC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ADAC8_0, 0, 8;
    %load/v 8, v005ADB20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ADB20_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0059F878;
T_4 ;
    %fork t_1, S_0059F4C0;
    %jmp t_0;
    .scope S_0059F4C0;
t_1 ;
    %set/v v005E8C08_0, 1, 1;
    %set/v v005E8BB0_0, 0, 1;
    %set/v v005E8DC0_0, 0, 1;
    %set/v v005E8CB8_0, 0, 1;
    %set/v v005E8D68_0, 1, 1;
    %set/v v005E8C60_0, 0, 1;
    %end;
    .scope S_0059F878;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0059F878;
T_5 ;
    %fork t_3, S_0059F548;
    %jmp t_2;
    .scope S_0059F548;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v005E8D10_0;
    %delay 1, 0;
    %set/v v005E8C60_0, 1, 1;
    %delay 1, 0;
    %set/v v005E8C60_0, 0, 1;
    %delay 1, 0;
    %set/v v005E8C08_0, 1, 1;
    %set/v v005E8BB0_0, 1, 1;
    %set/v v005E8DC0_0, 1, 1;
    %set/v v005E8CB8_0, 1, 1;
    %delay 1, 0;
    %set/v v005E8C08_0, 1, 1;
    %set/v v005E8BB0_0, 1, 1;
    %set/v v005E8DC0_0, 1, 1;
    %set/v v005E8CB8_0, 0, 1;
    %delay 1, 0;
    %set/v v005E8BB0_0, 0, 1;
    %delay 1, 0;
    %set/v v005E8BB0_0, 1, 1;
    %end;
    .scope S_0059F878;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_005A0428;
T_6 ;
    %wait E_005B3668;
    %load/v 8, v005EDEB0_0, 1;
    %load/v 9, v005EDF60_0, 1;
    %inv 9, 1;
    %load/v 10, v005EDFB8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EE220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EE278_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005EDF60_0, 1;
    %load/v 9, v005EDFB8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EE010_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EE220_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EE278_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005EDF60_0, 1;
    %load/v 9, v005EDFB8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005EE220_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EE220_0, 0, 8;
    %load/v 8, v005EE278_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EE278_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005A0318;
T_7 ;
    %wait E_005B35C8;
    %load/v 8, v005ED880_0, 1;
    %load/v 9, v005ED930_0, 1;
    %inv 9, 1;
    %load/v 10, v005ED988_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EDA38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EDA90_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005ED930_0, 1;
    %load/v 9, v005ED988_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005ED9E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EDA38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EDA90_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005ED930_0, 1;
    %load/v 9, v005ED988_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005EDA38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EDA38_0, 0, 8;
    %load/v 8, v005EDA90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EDA90_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005A0208;
T_8 ;
    %wait E_005B3528;
    %load/v 8, v005ED250_0, 1;
    %load/v 9, v005ED300_0, 1;
    %inv 9, 1;
    %load/v 10, v005ED358_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED408_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED460_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005ED300_0, 1;
    %load/v 9, v005ED358_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005ED3B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED408_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED460_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005ED300_0, 1;
    %load/v 9, v005ED358_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005ED408_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED408_0, 0, 8;
    %load/v 8, v005ED460_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ED460_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005A00F8;
T_9 ;
    %wait E_005B3548;
    %load/v 8, v005EC3F0_0, 1;
    %load/v 9, v005EC4A0_0, 1;
    %inv 9, 1;
    %load/v 10, v005EC4F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC5A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC600_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005EC4A0_0, 1;
    %load/v 9, v005EC4F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EC550_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC5A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC600_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005EC4A0_0, 1;
    %load/v 9, v005EC4F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v005EC5A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC5A8_0, 0, 8;
    %load/v 8, v005EC600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC600_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0059FED8;
T_10 ;
    %wait E_005B34A8;
    %load/v 8, v005EB8F0_0, 1;
    %load/v 9, v005EB9A0_0, 1;
    %inv 9, 1;
    %load/v 10, v005EB9F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EBAA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EBB00_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005EB9A0_0, 1;
    %load/v 9, v005EB9F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EBA50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EBAA8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EBB00_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005EB9A0_0, 1;
    %load/v 9, v005EB9F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v005EBAA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EBAA8_0, 0, 8;
    %load/v 8, v005EBB00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EBB00_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0059FDC8;
T_11 ;
    %wait E_005B3368;
    %load/v 8, v005EB290_0, 1;
    %load/v 9, v005EB340_0, 1;
    %inv 9, 1;
    %load/v 10, v005EB398_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EB448_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EB4A0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005EB340_0, 1;
    %load/v 9, v005EB398_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EB3F0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EB448_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EB4A0_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v005EB340_0, 1;
    %load/v 9, v005EB398_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v005EB448_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EB448_0, 0, 8;
    %load/v 8, v005EB4A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EB4A0_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0059FCB8;
T_12 ;
    %wait E_005B3308;
    %load/v 8, v005EAC60_0, 1;
    %load/v 9, v005EAD10_0, 1;
    %inv 9, 1;
    %load/v 10, v005EAD68_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAE70_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005EAD10_0, 1;
    %load/v 9, v005EAD68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005EADC0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAE70_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v005EAD10_0, 1;
    %load/v 9, v005EAD68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v005EAE18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAE18_0, 0, 8;
    %load/v 8, v005EAE70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EAE70_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0059FBA8;
T_13 ;
    %wait E_005B3328;
    %load/v 8, v005E8E18_0, 1;
    %load/v 9, v005E8EC8_0, 1;
    %inv 9, 1;
    %load/v 10, v005E8F20_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8FD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9028_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005E8EC8_0, 1;
    %load/v 9, v005E8F20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005E8F78_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8FD0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9028_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005E8EC8_0, 1;
    %load/v 9, v005E8F20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v005E8FD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8FD0_0, 0, 8;
    %load/v 8, v005E9028_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9028_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0059F5D0;
T_14 ;
    %fork t_5, S_0059F108;
    %jmp t_4;
    .scope S_0059F108;
t_5 ;
    %set/v v005EEE28_0, 1, 1;
    %set/v v005EEDD0_0, 1, 2;
    %set/v v005EEFE0_0, 0, 1;
    %set/v v005EEED8_0, 0, 1;
    %set/v v005EEF88_0, 1, 1;
    %set/v v005EEE80_0, 0, 1;
    %end;
    .scope S_0059F5D0;
t_4 %join;
    %end;
    .thread T_14;
    .scope S_0059F5D0;
T_15 ;
    %fork t_7, S_0059F190;
    %jmp t_6;
    .scope S_0059F190;
t_7 ;
    %vpi_call 5 58 "$display", "Exemplo0074 - Josemar Alves Caetano - 448662.";
    %vpi_call 5 59 "$display", "Teste Mem\363ria RAM 2x8.\012";
    %vpi_call 5 61 "$monitor", "Sa\355da: %b", v005EEF30_0;
    %delay 1, 0;
    %set/v v005EEE80_0, 1, 1;
    %delay 1, 0;
    %set/v v005EEE80_0, 0, 1;
    %delay 1, 0;
    %set/v v005EEE28_0, 1, 1;
    %movi 8, 1, 2;
    %set/v v005EEDD0_0, 8, 2;
    %set/v v005EEFE0_0, 1, 1;
    %set/v v005EEED8_0, 1, 1;
    %delay 1, 0;
    %set/v v005EEE28_0, 1, 1;
    %movi 8, 1, 2;
    %set/v v005EEDD0_0, 8, 2;
    %set/v v005EEFE0_0, 1, 1;
    %set/v v005EEED8_0, 1, 1;
    %delay 1, 0;
    %movi 8, 1, 2;
    %set/v v005EEDD0_0, 8, 2;
    %delay 1, 0;
    %movi 8, 2, 2;
    %set/v v005EEDD0_0, 8, 2;
    %delay 1, 0;
    %set/v v005EEDD0_0, 1, 2;
    %end;
    .scope S_0059F5D0;
t_6 %join;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
    "Exemplo0074.v";
