// Seed: 3299063563
module module_0 ();
  wire id_1;
  assign module_1.id_2 = 0;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10 = -1;
  bit  id_11 = 1'b0;
  wire id_12;
  module_0 modCall_1 ();
  initial id_11 <= id_2;
endmodule
