Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Feb 15 21:38:15 2025
| Host         : TABLET-OCD01L8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file booth_multiplier_onboard_timing_summary_routed.rpt -pb booth_multiplier_onboard_timing_summary_routed.pb -rpx booth_multiplier_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : booth_multiplier_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.883        0.000                      0                  190        0.175        0.000                      0                  190        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.883        0.000                      0                  190        0.175        0.000                      0                  190        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 booth_mult/ctrl_unit/add_sub_cin_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 1.769ns (29.229%)  route 4.283ns (70.771%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  booth_mult/ctrl_unit/add_sub_cin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.478     5.725 r  booth_mult/ctrl_unit/add_sub_cin_reg/Q
                         net (fo=16, routed)          0.973     6.698    booth_mult/reg_8/adder_subtractor_cin
    SLICE_X8Y87          LUT5 (Prop_lut5_I1_O)        0.321     7.019 r  booth_mult/reg_8/bit_array[10]_i_2/O
                         net (fo=3, routed)           0.621     7.640    booth_mult/reg_8/add_sub/rca8/c_2
    SLICE_X12Y88         LUT6 (Prop_lut6_I5_O)        0.348     7.988 r  booth_mult/reg_8/bit_array[12]_i_2/O
                         net (fo=3, routed)           0.623     8.611    booth_mult/reg_8/add_sub/rca8/c_4
    SLICE_X12Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.735 r  booth_mult/reg_8/bit_array[14]_i_3/O
                         net (fo=2, routed)           0.599     9.334    booth_mult/reg_8/add_sub/rca8/c_6
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.150     9.484 r  booth_mult/reg_8/bit_array[15]_i_2/O
                         net (fo=3, routed)           0.941    10.425    booth_mult/shift_reg/c_7
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.348    10.773 r  booth_mult/shift_reg/bit_array[15]_i_1/O
                         net (fo=1, routed)           0.526    11.299    booth_mult/shift_reg/bit_array[15]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.603    15.026    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[15]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)       -0.067    15.182    booth_mult/shift_reg/bit_array_reg[15]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.076ns (21.548%)  route 3.918ns (78.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725    10.240    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519    14.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[10]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y86         FDRE (Setup_fdre_C_R)       -0.429    14.754    start_button/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.076ns (21.548%)  route 3.918ns (78.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725    10.240    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519    14.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[11]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y86         FDRE (Setup_fdre_C_R)       -0.429    14.754    start_button/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.076ns (21.548%)  route 3.918ns (78.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725    10.240    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519    14.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[12]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y86         FDRE (Setup_fdre_C_R)       -0.429    14.754    start_button/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.076ns (21.548%)  route 3.918ns (78.452%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725    10.240    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519    14.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[9]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y86         FDRE (Setup_fdre_C_R)       -0.429    14.754    start_button/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.076ns (22.166%)  route 3.778ns (77.834%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.585    10.101    start_button/count[31]_i_1_n_0
    SLICE_X12Y85         FDRE                                         r  start_button/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519    14.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  start_button/count_reg[0]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X12Y85         FDRE (Setup_fdre_C_R)       -0.524    14.659    start_button/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.076ns (21.761%)  route 3.869ns (78.239%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.676    10.191    start_button/count[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.520    14.943    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[13]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.755    start_button/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.076ns (21.761%)  route 3.869ns (78.239%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.676    10.191    start_button/count[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.520    14.943    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[14]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.755    start_button/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.076ns (21.761%)  route 3.869ns (78.239%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.676    10.191    start_button/count[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.520    14.943    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[15]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.755    start_button/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 start_button/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.076ns (21.761%)  route 3.869ns (78.239%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.644     5.247    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  start_button/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.703 f  start_button/count_reg[27]/Q
                         net (fo=3, routed)           1.133     6.836    start_button/count_reg_n_0_[27]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.960 f  start_button/FSM_sequential_button_state[1]_i_10/O
                         net (fo=1, routed)           0.524     7.484    start_button/FSM_sequential_button_state[1]_i_10_n_0
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.608 f  start_button/FSM_sequential_button_state[1]_i_5/O
                         net (fo=3, routed)           0.505     8.112    start_button/FSM_sequential_button_state[1]_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.236 f  start_button/FSM_sequential_button_state[0]_i_3/O
                         net (fo=1, routed)           0.452     8.688    start_button/FSM_sequential_button_state[0]_i_3_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  start_button/FSM_sequential_button_state[0]_i_2/O
                         net (fo=2, routed)           0.579     9.392    start_button/FSM_sequential_button_state[0]_i_2_n_0
    SLICE_X12Y90         LUT3 (Prop_lut3_I2_O)        0.124     9.516 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.676    10.191    start_button/count[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.520    14.943    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[16]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X13Y87         FDRE (Setup_fdre_C_R)       -0.429    14.755    start_button/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/shiftregister_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.574     1.493    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[7]/Q
                         net (fo=2, routed)           0.121     1.755    booth_mult/ctrl_unit/FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X13Y93         FDRE                                         r  booth_mult/ctrl_unit/shiftregister_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.846     2.011    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y93         FDRE                                         r  booth_mult/ctrl_unit/shiftregister_shift_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.070     1.580    booth_mult/ctrl_unit/shiftregister_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 booth_mult/shift_reg/bit_array_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.748%)  route 0.136ns (42.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  booth_mult/shift_reg/bit_array_reg[7]/Q
                         net (fo=9, routed)           0.136     1.799    booth_mult/shift_reg/Q[7]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045     1.844 r  booth_mult/shift_reg/bit_array[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    booth_mult/shift_reg/p_1_in[6]
    SLICE_X2Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[6]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121     1.659    booth_mult/shift_reg/bit_array_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/counter_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.374%)  route 0.157ns (52.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.574     1.493    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           0.157     1.791    booth_mult/ctrl_unit/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X12Y94         FDRE                                         r  booth_mult/ctrl_unit/counter_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.846     2.011    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  booth_mult/ctrl_unit/counter_enable_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.085     1.595    booth_mult/ctrl_unit/counter_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 booth_mult/counter_8/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/counter_8/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.575     1.494    booth_mult/counter_8/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  booth_mult/counter_8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  booth_mult/counter_8/Q_reg/Q
                         net (fo=3, routed)           0.117     1.753    booth_mult/counter_8/Q_reg_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  booth_mult/counter_8/Q_i_1/O
                         net (fo=1, routed)           0.000     1.798    booth_mult/counter_8/Q_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  booth_mult/counter_8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.846     2.011    booth_mult/counter_8/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  booth_mult/counter_8/Q_reg/C
                         clock pessimism             -0.516     1.494    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.091     1.585    booth_mult/counter_8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.486%)  route 0.152ns (44.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.574     1.493    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           0.152     1.786    booth_mult/ctrl_unit/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.048     1.834 r  booth_mult/ctrl_unit/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    booth_mult/ctrl_unit/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.846     2.011    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.107     1.617    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 booth_mult/shift_reg/bit_array_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.621%)  route 0.154ns (42.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.574     1.493    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  booth_mult/shift_reg/bit_array_reg[12]/Q
                         net (fo=12, routed)          0.154     1.811    booth_mult/reg_8/bit_array_reg[13][4]
    SLICE_X14Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.856 r  booth_mult/reg_8/bit_array[11]_i_1/O
                         net (fo=1, routed)           0.000     1.856    booth_mult/shift_reg/D[2]
    SLICE_X14Y90         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.845     2.010    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[11]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.120     1.629    booth_mult/shift_reg/bit_array_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/shiftregister_load_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.458%)  route 0.155ns (42.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.573     1.492    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  booth_mult/ctrl_unit/shiftregister_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  booth_mult/ctrl_unit/shiftregister_load_reg/Q
                         net (fo=20, routed)          0.155     1.811    booth_mult/reg_8/shiftregister_load
    SLICE_X14Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  booth_mult/reg_8/bit_array[10]_i_1/O
                         net (fo=1, routed)           0.000     1.856    booth_mult/shift_reg/D[1]
    SLICE_X14Y88         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.844     2.009    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  booth_mult/shift_reg/bit_array_reg[10]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.120     1.628    booth_mult/shift_reg/bit_array_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 booth_mult/shift_reg/bit_array_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/shift_reg/bit_array_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.905%)  route 0.140ns (40.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.572     1.491    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  booth_mult/shift_reg/bit_array_reg[9]/Q
                         net (fo=10, routed)          0.140     1.795    booth_mult/shift_reg/Q[9]
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  booth_mult/shift_reg/bit_array[8]_i_1/O
                         net (fo=1, routed)           0.000     1.840    booth_mult/shift_reg/p_1_in[8]
    SLICE_X8Y87          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.842     2.007    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[8]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121     1.612    booth_mult/shift_reg/bit_array_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            booth_mult/ctrl_unit/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.090%)  route 0.152ns (44.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.574     1.493    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/Q
                         net (fo=3, routed)           0.152     1.786    booth_mult/ctrl_unit/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  booth_mult/ctrl_unit/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    booth_mult/ctrl_unit/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.846     2.011    booth_mult/ctrl_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  booth_mult/ctrl_unit/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.091     1.601    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ssd/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_mod8/count_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ssd/counter_mod8/count_reg[1]/Q
                         net (fo=91, routed)          0.098     1.748    ssd/counter_mod8/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.099     1.847 r  ssd/counter_mod8/count[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.847    ssd/counter_mod8/count[1]_rep__0_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.092     1.614    ssd/counter_mod8/count_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y95    LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y95    booth_mult/counter_8/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y95    booth_mult/counter_8/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y95    booth_mult/counter_8/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y95    booth_mult/counter_8/count_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y91    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y91    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y92    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y94    booth_mult/ctrl_unit/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y95    booth_mult/counter_8/count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        95.355ns  (logic 40.930ns (42.924%)  route 54.425ns (57.076%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.447    93.442    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.119    93.561 r  booth_mult/shift_reg/CATHODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.336    96.897    CATHODES_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785   100.682 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000   100.682    CATHODES[0]
    T10                                                               r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        95.119ns  (logic 40.705ns (42.794%)  route 54.414ns (57.206%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.443    93.438    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124    93.562 r  booth_mult/shift_reg/CATHODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.329    96.891    CATHODES_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   100.446 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000   100.446    CATHODES[1]
    R10                                                               r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.909ns  (logic 40.916ns (43.111%)  route 53.993ns (56.889%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.837    93.832    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.154    93.986 r  booth_mult/shift_reg/CATHODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.514    96.499    CATHODES_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737   100.236 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000   100.236    CATHODES[4]
    P15                                                               r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.764ns  (logic 40.907ns (43.167%)  route 53.857ns (56.833%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.443    93.438    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.118    93.556 r  booth_mult/shift_reg/CATHODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.772    96.328    CATHODES_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763   100.090 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000   100.090    CATHODES[5]
    T11                                                               r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        94.518ns  (logic 40.700ns (43.061%)  route 53.818ns (56.939%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.837    93.832    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.124    93.956 r  booth_mult/shift_reg/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.338    96.294    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    99.844 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000    99.844    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        93.885ns  (logic 40.687ns (43.337%)  route 53.198ns (56.663%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838    93.833    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.124    93.957 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.717    95.675    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    99.212 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000    99.212    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        93.598ns  (logic 40.643ns (43.423%)  route 52.955ns (56.577%))
  Logic Levels:           169  (CARRY4=137 LUT1=2 LUT2=1 LUT3=4 LUT4=2 LUT5=19 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  booth_mult/shift_reg/bit_array_reg[0]/Q
                         net (fo=14, routed)          1.165     6.948    booth_mult/shift_reg/Q[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.152     7.100 r  booth_mult/shift_reg/digit_out20_carry_i_1/O
                         net (fo=1, routed)           0.348     7.447    ssd/cathodes_input_mgr/p_0_out[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.235 r  ssd/cathodes_input_mgr/digit_out20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.235    ssd/cathodes_input_mgr/digit_out20_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  ssd/cathodes_input_mgr/digit_out20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.349    ssd/cathodes_input_mgr/digit_out20_carry__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  ssd/cathodes_input_mgr/digit_out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.463    ssd/cathodes_input_mgr/digit_out20_carry__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  ssd/cathodes_input_mgr/digit_out20_carry__2/CO[3]
                         net (fo=34, routed)          1.636    10.214    ssd/counter_mod8/digit_out5[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.338 r  ssd/counter_mod8/digit_out5_i_8/O
                         net (fo=1, routed)           0.000    10.338    ssd/cathodes_input_mgr/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.870 r  ssd/cathodes_input_mgr/digit_out5/CO[3]
                         net (fo=1, routed)           0.000    10.870    ssd/cathodes_input_mgr/digit_out5_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.984 r  ssd/cathodes_input_mgr/digit_out5__0/CO[3]
                         net (fo=1, routed)           0.000    10.984    ssd/cathodes_input_mgr/digit_out5__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.098 r  ssd/cathodes_input_mgr/digit_out5__1/CO[3]
                         net (fo=3, routed)           0.941    12.039    ssd/cathodes_input_mgr/CO[0]
    SLICE_X14Y103        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.647 r  ssd/cathodes_input_mgr/digit_out5__2/CO[2]
                         net (fo=2, routed)           0.490    13.136    ssd/cathodes_input_mgr/count_reg[1]_0[0]
    SLICE_X13Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    13.902 r  ssd/cathodes_input_mgr/digit_out5__3/CO[3]
                         net (fo=28, routed)          1.743    15.646    ssd/counter_mod8/digit_out5__7_0[13]
    SLICE_X12Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.770 r  ssd/counter_mod8/digit_out5__5_i_4/O
                         net (fo=1, routed)           0.000    15.770    ssd/cathodes_input_mgr/digit_out5__10_i_3[0]
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.283 r  ssd/cathodes_input_mgr/digit_out5__5/CO[3]
                         net (fo=1, routed)           0.000    16.283    ssd/cathodes_input_mgr/digit_out5__5_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.400 r  ssd/cathodes_input_mgr/digit_out5__6/CO[3]
                         net (fo=1, routed)           0.000    16.400    ssd/cathodes_input_mgr/digit_out5__6_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.517 r  ssd/cathodes_input_mgr/digit_out5__7/CO[3]
                         net (fo=1, routed)           0.000    16.517    ssd/cathodes_input_mgr/digit_out5__7_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.634 r  ssd/cathodes_input_mgr/digit_out5__8/CO[3]
                         net (fo=28, routed)          1.854    18.488    booth_mult/shift_reg/digit_out50_in[1]
    SLICE_X13Y97         LUT5 (Prop_lut5_I0_O)        0.124    18.612 r  booth_mult/shift_reg/digit_out5__9_i_4/O
                         net (fo=1, routed)           0.000    18.612    ssd/cathodes_input_mgr/digit_out5__15_i_3_0[0]
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.162 r  ssd/cathodes_input_mgr/digit_out5__9/CO[3]
                         net (fo=1, routed)           0.000    19.162    ssd/cathodes_input_mgr/digit_out5__9_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.276 r  ssd/cathodes_input_mgr/digit_out5__10/CO[3]
                         net (fo=1, routed)           0.000    19.276    ssd/cathodes_input_mgr/digit_out5__10_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.390 r  ssd/cathodes_input_mgr/digit_out5__11/CO[3]
                         net (fo=1, routed)           0.001    19.390    ssd/cathodes_input_mgr/digit_out5__11_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.504 r  ssd/cathodes_input_mgr/digit_out5__12/CO[3]
                         net (fo=1, routed)           0.000    19.504    ssd/cathodes_input_mgr/digit_out5__12_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.618 r  ssd/cathodes_input_mgr/digit_out5__13/CO[3]
                         net (fo=1, routed)           0.000    19.618    ssd/cathodes_input_mgr/digit_out5__13_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.889 r  ssd/cathodes_input_mgr/digit_out5__14/CO[0]
                         net (fo=30, routed)          1.916    21.805    booth_mult/shift_reg/digit_out50_in[0]
    SLICE_X15Y94         LUT5 (Prop_lut5_I0_O)        0.373    22.178 r  booth_mult/shift_reg/digit_out5__15_i_4/O
                         net (fo=1, routed)           0.000    22.178    ssd/cathodes_input_mgr/digit_out5__21_i_3_0[0]
    SLICE_X15Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.728 r  ssd/cathodes_input_mgr/digit_out5__15/CO[3]
                         net (fo=1, routed)           0.000    22.728    ssd/cathodes_input_mgr/digit_out5__15_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.842 r  ssd/cathodes_input_mgr/digit_out5__16/CO[3]
                         net (fo=1, routed)           0.000    22.842    ssd/cathodes_input_mgr/digit_out5__16_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.956 r  ssd/cathodes_input_mgr/digit_out5__17/CO[3]
                         net (fo=1, routed)           0.000    22.956    ssd/cathodes_input_mgr/digit_out5__17_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.070 r  ssd/cathodes_input_mgr/digit_out5__18/CO[3]
                         net (fo=1, routed)           0.000    23.070    ssd/cathodes_input_mgr/digit_out5__18_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.184 r  ssd/cathodes_input_mgr/digit_out5__19/CO[3]
                         net (fo=1, routed)           0.000    23.184    ssd/cathodes_input_mgr/digit_out5__19_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.341 r  ssd/cathodes_input_mgr/digit_out5__20/CO[1]
                         net (fo=32, routed)          1.540    24.881    ssd/counter_mod8/digit_out5__7_0[12]
    SLICE_X14Y93         LUT5 (Prop_lut5_I0_O)        0.329    25.210 r  ssd/counter_mod8/digit_out5__21_i_2/O
                         net (fo=1, routed)           0.000    25.210    ssd/cathodes_input_mgr/digit_out5__27_i_3_0[1]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.586 r  ssd/cathodes_input_mgr/digit_out5__21/CO[3]
                         net (fo=1, routed)           0.000    25.586    ssd/cathodes_input_mgr/digit_out5__21_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.703 r  ssd/cathodes_input_mgr/digit_out5__22/CO[3]
                         net (fo=1, routed)           0.000    25.703    ssd/cathodes_input_mgr/digit_out5__22_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.820 r  ssd/cathodes_input_mgr/digit_out5__23/CO[3]
                         net (fo=1, routed)           0.000    25.820    ssd/cathodes_input_mgr/digit_out5__23_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  ssd/cathodes_input_mgr/digit_out5__24/CO[3]
                         net (fo=1, routed)           0.000    25.937    ssd/cathodes_input_mgr/digit_out5__24_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.054 r  ssd/cathodes_input_mgr/digit_out5__25/CO[3]
                         net (fo=1, routed)           0.000    26.054    ssd/cathodes_input_mgr/digit_out5__25_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.283 r  ssd/cathodes_input_mgr/digit_out5__26/CO[2]
                         net (fo=34, routed)          1.722    28.005    ssd/cathodes_input_mgr/count_reg[0]_rep_0[11]
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.310    28.315 r  ssd/cathodes_input_mgr/digit_out5__27_i_4/O
                         net (fo=1, routed)           0.000    28.315    ssd/cathodes_input_mgr/digit_out5__27_i_4_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.848 r  ssd/cathodes_input_mgr/digit_out5__27/CO[3]
                         net (fo=1, routed)           0.000    28.848    ssd/cathodes_input_mgr/digit_out5__27_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  ssd/cathodes_input_mgr/digit_out5__28/CO[3]
                         net (fo=1, routed)           0.000    28.965    ssd/cathodes_input_mgr/digit_out5__28_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.082 r  ssd/cathodes_input_mgr/digit_out5__29/CO[3]
                         net (fo=1, routed)           0.000    29.082    ssd/cathodes_input_mgr/digit_out5__29_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.199 r  ssd/cathodes_input_mgr/digit_out5__30/CO[3]
                         net (fo=1, routed)           0.000    29.199    ssd/cathodes_input_mgr/digit_out5__30_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.316 r  ssd/cathodes_input_mgr/digit_out5__31/CO[3]
                         net (fo=1, routed)           0.000    29.316    ssd/cathodes_input_mgr/digit_out5__31_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.433 r  ssd/cathodes_input_mgr/digit_out5__32/CO[3]
                         net (fo=36, routed)          1.924    31.357    ssd/cathodes_input_mgr/count_reg[0]_rep_0[10]
    SLICE_X11Y94         LUT5 (Prop_lut5_I0_O)        0.124    31.481 r  ssd/cathodes_input_mgr/digit_out5__33_i_4/O
                         net (fo=1, routed)           0.000    31.481    ssd/cathodes_input_mgr/digit_out5__33_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.031 r  ssd/cathodes_input_mgr/digit_out5__33/CO[3]
                         net (fo=1, routed)           0.000    32.031    ssd/cathodes_input_mgr/digit_out5__33_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.145 r  ssd/cathodes_input_mgr/digit_out5__34/CO[3]
                         net (fo=1, routed)           0.000    32.145    ssd/cathodes_input_mgr/digit_out5__34_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.259 r  ssd/cathodes_input_mgr/digit_out5__35/CO[3]
                         net (fo=1, routed)           0.000    32.259    ssd/cathodes_input_mgr/digit_out5__35_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.373 r  ssd/cathodes_input_mgr/digit_out5__36/CO[3]
                         net (fo=1, routed)           0.000    32.373    ssd/cathodes_input_mgr/digit_out5__36_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.487 r  ssd/cathodes_input_mgr/digit_out5__37/CO[3]
                         net (fo=1, routed)           0.000    32.487    ssd/cathodes_input_mgr/digit_out5__37_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.601 r  ssd/cathodes_input_mgr/digit_out5__38/CO[3]
                         net (fo=1, routed)           0.001    32.602    ssd/cathodes_input_mgr/digit_out5__38_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.873 r  ssd/cathodes_input_mgr/digit_out5__39/CO[0]
                         net (fo=38, routed)          1.714    34.587    ssd/cathodes_input_mgr/count_reg[0]_rep_0[9]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.373    34.960 r  ssd/cathodes_input_mgr/digit_out5__40_i_4/O
                         net (fo=1, routed)           0.000    34.960    ssd/cathodes_input_mgr/digit_out5__40_i_4_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.493 r  ssd/cathodes_input_mgr/digit_out5__40/CO[3]
                         net (fo=1, routed)           0.000    35.493    ssd/cathodes_input_mgr/digit_out5__40_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.610 r  ssd/cathodes_input_mgr/digit_out5__41/CO[3]
                         net (fo=1, routed)           0.000    35.610    ssd/cathodes_input_mgr/digit_out5__41_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.727 r  ssd/cathodes_input_mgr/digit_out5__42/CO[3]
                         net (fo=1, routed)           0.000    35.727    ssd/cathodes_input_mgr/digit_out5__42_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.844 r  ssd/cathodes_input_mgr/digit_out5__43/CO[3]
                         net (fo=1, routed)           0.000    35.844    ssd/cathodes_input_mgr/digit_out5__43_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.961 r  ssd/cathodes_input_mgr/digit_out5__44/CO[3]
                         net (fo=1, routed)           0.000    35.961    ssd/cathodes_input_mgr/digit_out5__44_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.078 r  ssd/cathodes_input_mgr/digit_out5__45/CO[3]
                         net (fo=1, routed)           0.001    36.079    ssd/cathodes_input_mgr/digit_out5__45_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.236 r  ssd/cathodes_input_mgr/digit_out5__46/CO[1]
                         net (fo=40, routed)          1.820    38.056    ssd/counter_mod8/digit_out5__7_0[8]
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.332    38.388 r  ssd/counter_mod8/digit_out5__47_i_2/O
                         net (fo=1, routed)           0.000    38.388    ssd/cathodes_input_mgr/digit_out5__54_i_3_0[1]
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.789 r  ssd/cathodes_input_mgr/digit_out5__47/CO[3]
                         net (fo=1, routed)           0.000    38.789    ssd/cathodes_input_mgr/digit_out5__47_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.903 r  ssd/cathodes_input_mgr/digit_out5__48/CO[3]
                         net (fo=1, routed)           0.000    38.903    ssd/cathodes_input_mgr/digit_out5__48_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.017 r  ssd/cathodes_input_mgr/digit_out5__49/CO[3]
                         net (fo=1, routed)           0.000    39.017    ssd/cathodes_input_mgr/digit_out5__49_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.131 r  ssd/cathodes_input_mgr/digit_out5__50/CO[3]
                         net (fo=1, routed)           0.000    39.131    ssd/cathodes_input_mgr/digit_out5__50_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.245 r  ssd/cathodes_input_mgr/digit_out5__51/CO[3]
                         net (fo=1, routed)           0.000    39.245    ssd/cathodes_input_mgr/digit_out5__51_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.359 r  ssd/cathodes_input_mgr/digit_out5__52/CO[3]
                         net (fo=1, routed)           0.001    39.359    ssd/cathodes_input_mgr/digit_out5__52_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.587 r  ssd/cathodes_input_mgr/digit_out5__53/CO[2]
                         net (fo=42, routed)          2.014    41.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[7]
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.313    41.914 r  ssd/cathodes_input_mgr/digit_out5__54_i_4/O
                         net (fo=1, routed)           0.000    41.914    ssd/cathodes_input_mgr/digit_out5__54_i_4_n_0
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.464 r  ssd/cathodes_input_mgr/digit_out5__54/CO[3]
                         net (fo=1, routed)           0.000    42.464    ssd/cathodes_input_mgr/digit_out5__54_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.578 r  ssd/cathodes_input_mgr/digit_out5__55/CO[3]
                         net (fo=1, routed)           0.000    42.578    ssd/cathodes_input_mgr/digit_out5__55_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.692 r  ssd/cathodes_input_mgr/digit_out5__56/CO[3]
                         net (fo=1, routed)           0.000    42.692    ssd/cathodes_input_mgr/digit_out5__56_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.806 r  ssd/cathodes_input_mgr/digit_out5__57/CO[3]
                         net (fo=1, routed)           0.000    42.806    ssd/cathodes_input_mgr/digit_out5__57_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.920 r  ssd/cathodes_input_mgr/digit_out5__58/CO[3]
                         net (fo=1, routed)           0.000    42.920    ssd/cathodes_input_mgr/digit_out5__58_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.034 r  ssd/cathodes_input_mgr/digit_out5__59/CO[3]
                         net (fo=1, routed)           0.001    43.035    ssd/cathodes_input_mgr/digit_out5__59_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.149 r  ssd/cathodes_input_mgr/digit_out5__60/CO[3]
                         net (fo=44, routed)          2.813    45.962    ssd/counter_mod8/digit_out5__7_0[6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I0_O)        0.124    46.086 r  ssd/counter_mod8/digit_out5__61_i_2/O
                         net (fo=1, routed)           0.000    46.086    ssd/cathodes_input_mgr/digit_out5__69_i_3_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.462 r  ssd/cathodes_input_mgr/digit_out5__61/CO[3]
                         net (fo=1, routed)           0.000    46.462    ssd/cathodes_input_mgr/digit_out5__61_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.579 r  ssd/cathodes_input_mgr/digit_out5__62/CO[3]
                         net (fo=1, routed)           0.000    46.579    ssd/cathodes_input_mgr/digit_out5__62_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.696 r  ssd/cathodes_input_mgr/digit_out5__63/CO[3]
                         net (fo=1, routed)           0.000    46.696    ssd/cathodes_input_mgr/digit_out5__63_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.813 r  ssd/cathodes_input_mgr/digit_out5__64/CO[3]
                         net (fo=1, routed)           0.000    46.813    ssd/cathodes_input_mgr/digit_out5__64_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.930 r  ssd/cathodes_input_mgr/digit_out5__65/CO[3]
                         net (fo=1, routed)           0.000    46.930    ssd/cathodes_input_mgr/digit_out5__65_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.047 r  ssd/cathodes_input_mgr/digit_out5__66/CO[3]
                         net (fo=1, routed)           0.000    47.047    ssd/cathodes_input_mgr/digit_out5__66_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.164 r  ssd/cathodes_input_mgr/digit_out5__67/CO[3]
                         net (fo=1, routed)           0.000    47.164    ssd/cathodes_input_mgr/digit_out5__67_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.418 r  ssd/cathodes_input_mgr/digit_out5__68/CO[0]
                         net (fo=46, routed)          1.708    49.125    ssd/cathodes_input_mgr/count_reg[0]_rep_0[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.367    49.492 r  ssd/cathodes_input_mgr/digit_out5__69_i_4/O
                         net (fo=1, routed)           0.000    49.492    ssd/cathodes_input_mgr/digit_out5__69_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.042 r  ssd/cathodes_input_mgr/digit_out5__69/CO[3]
                         net (fo=1, routed)           0.000    50.042    ssd/cathodes_input_mgr/digit_out5__69_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.156 r  ssd/cathodes_input_mgr/digit_out5__70/CO[3]
                         net (fo=1, routed)           0.000    50.156    ssd/cathodes_input_mgr/digit_out5__70_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.270 r  ssd/cathodes_input_mgr/digit_out5__71/CO[3]
                         net (fo=1, routed)           0.000    50.270    ssd/cathodes_input_mgr/digit_out5__71_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.384 r  ssd/cathodes_input_mgr/digit_out5__72/CO[3]
                         net (fo=1, routed)           0.000    50.384    ssd/cathodes_input_mgr/digit_out5__72_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.498 r  ssd/cathodes_input_mgr/digit_out5__73/CO[3]
                         net (fo=1, routed)           0.000    50.498    ssd/cathodes_input_mgr/digit_out5__73_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.612 r  ssd/cathodes_input_mgr/digit_out5__74/CO[3]
                         net (fo=1, routed)           0.000    50.612    ssd/cathodes_input_mgr/digit_out5__74_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.726 r  ssd/cathodes_input_mgr/digit_out5__75/CO[3]
                         net (fo=1, routed)           0.000    50.726    ssd/cathodes_input_mgr/digit_out5__75_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.883 r  ssd/cathodes_input_mgr/digit_out5__76/CO[1]
                         net (fo=48, routed)          2.033    52.916    ssd/counter_mod8/digit_out5__7_0[4]
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.329    53.245 r  ssd/counter_mod8/digit_out5__77_i_3/O
                         net (fo=1, routed)           0.000    53.245    ssd/cathodes_input_mgr/digit_out5__85_i_3_0[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    53.625 r  ssd/cathodes_input_mgr/digit_out5__77/CO[3]
                         net (fo=1, routed)           0.000    53.625    ssd/cathodes_input_mgr/digit_out5__77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.742 r  ssd/cathodes_input_mgr/digit_out5__78/CO[3]
                         net (fo=1, routed)           0.000    53.742    ssd/cathodes_input_mgr/digit_out5__78_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.859 r  ssd/cathodes_input_mgr/digit_out5__79/CO[3]
                         net (fo=1, routed)           0.000    53.859    ssd/cathodes_input_mgr/digit_out5__79_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.976 r  ssd/cathodes_input_mgr/digit_out5__80/CO[3]
                         net (fo=1, routed)           0.000    53.976    ssd/cathodes_input_mgr/digit_out5__80_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.093 r  ssd/cathodes_input_mgr/digit_out5__81/CO[3]
                         net (fo=1, routed)           0.000    54.093    ssd/cathodes_input_mgr/digit_out5__81_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.210 r  ssd/cathodes_input_mgr/digit_out5__82/CO[3]
                         net (fo=1, routed)           0.000    54.210    ssd/cathodes_input_mgr/digit_out5__82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.327 r  ssd/cathodes_input_mgr/digit_out5__83/CO[3]
                         net (fo=1, routed)           0.000    54.327    ssd/cathodes_input_mgr/digit_out5__83_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.556 r  ssd/cathodes_input_mgr/digit_out5__84/CO[2]
                         net (fo=51, routed)          1.576    56.132    ssd/counter_mod8/digit_out5__7_0[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.310    56.442 r  ssd/counter_mod8/digit_out5__85_i_2/O
                         net (fo=1, routed)           0.000    56.442    ssd/cathodes_input_mgr/digit_out5__93_i_3_0[1]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.843 r  ssd/cathodes_input_mgr/digit_out5__85/CO[3]
                         net (fo=1, routed)           0.000    56.843    ssd/cathodes_input_mgr/digit_out5__85_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  ssd/cathodes_input_mgr/digit_out5__86/CO[3]
                         net (fo=1, routed)           0.000    56.957    ssd/cathodes_input_mgr/digit_out5__86_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.071 r  ssd/cathodes_input_mgr/digit_out5__87/CO[3]
                         net (fo=1, routed)           0.000    57.071    ssd/cathodes_input_mgr/digit_out5__87_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.185 r  ssd/cathodes_input_mgr/digit_out5__88/CO[3]
                         net (fo=1, routed)           0.000    57.185    ssd/cathodes_input_mgr/digit_out5__88_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.299 r  ssd/cathodes_input_mgr/digit_out5__89/CO[3]
                         net (fo=1, routed)           0.000    57.299    ssd/cathodes_input_mgr/digit_out5__89_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.413 r  ssd/cathodes_input_mgr/digit_out5__90/CO[3]
                         net (fo=1, routed)           0.000    57.413    ssd/cathodes_input_mgr/digit_out5__90_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.527 r  ssd/cathodes_input_mgr/digit_out5__91/CO[3]
                         net (fo=1, routed)           0.000    57.527    ssd/cathodes_input_mgr/digit_out5__91_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.641 r  ssd/cathodes_input_mgr/digit_out5__92/CO[3]
                         net (fo=58, routed)          2.577    60.218    ssd/cathodes_input_mgr/count_reg[0]_rep_0[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I0_O)        0.124    60.342 r  ssd/cathodes_input_mgr/digit_out5__93_i_4/O
                         net (fo=1, routed)           0.000    60.342    ssd/cathodes_input_mgr/digit_out5__93_i_4_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.892 r  ssd/cathodes_input_mgr/digit_out5__93/CO[3]
                         net (fo=1, routed)           0.000    60.892    ssd/cathodes_input_mgr/digit_out5__93_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.006 r  ssd/cathodes_input_mgr/digit_out5__94/CO[3]
                         net (fo=1, routed)           0.000    61.006    ssd/cathodes_input_mgr/digit_out5__94_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.120 r  ssd/cathodes_input_mgr/digit_out5__95/CO[3]
                         net (fo=1, routed)           0.000    61.120    ssd/cathodes_input_mgr/digit_out5__95_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.234 r  ssd/cathodes_input_mgr/digit_out5__96/CO[3]
                         net (fo=1, routed)           0.000    61.234    ssd/cathodes_input_mgr/digit_out5__96_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.348 r  ssd/cathodes_input_mgr/digit_out5__97/CO[3]
                         net (fo=1, routed)           0.000    61.348    ssd/cathodes_input_mgr/digit_out5__97_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.462 r  ssd/cathodes_input_mgr/digit_out5__98/CO[3]
                         net (fo=1, routed)           0.000    61.462    ssd/cathodes_input_mgr/digit_out5__98_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.576 r  ssd/cathodes_input_mgr/digit_out5__99/CO[3]
                         net (fo=1, routed)           0.000    61.576    ssd/cathodes_input_mgr/digit_out5__99_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.690 r  ssd/cathodes_input_mgr/digit_out5__100/CO[3]
                         net (fo=1, routed)           0.000    61.690    ssd/cathodes_input_mgr/digit_out5__100_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.961 r  ssd/cathodes_input_mgr/digit_out5__101/CO[0]
                         net (fo=58, routed)          1.640    63.601    ssd/cathodes_input_mgr/count_reg[0]_rep_0[1]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.373    63.974 r  ssd/cathodes_input_mgr/digit_out5__102_i_4/O
                         net (fo=1, routed)           0.000    63.974    ssd/cathodes_input_mgr/digit_out5__102_i_4_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.507 r  ssd/cathodes_input_mgr/digit_out5__102/CO[3]
                         net (fo=1, routed)           0.000    64.507    ssd/cathodes_input_mgr/digit_out5__102_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.624 r  ssd/cathodes_input_mgr/digit_out5__103/CO[3]
                         net (fo=1, routed)           0.000    64.624    ssd/cathodes_input_mgr/digit_out5__103_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.741 r  ssd/cathodes_input_mgr/digit_out5__104/CO[3]
                         net (fo=1, routed)           0.000    64.741    ssd/cathodes_input_mgr/digit_out5__104_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.858 r  ssd/cathodes_input_mgr/digit_out5__105/CO[3]
                         net (fo=1, routed)           0.000    64.858    ssd/cathodes_input_mgr/digit_out5__105_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.975 r  ssd/cathodes_input_mgr/digit_out5__106/CO[3]
                         net (fo=1, routed)           0.000    64.975    ssd/cathodes_input_mgr/digit_out5__106_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.092 r  ssd/cathodes_input_mgr/digit_out5__107/CO[3]
                         net (fo=1, routed)           0.000    65.092    ssd/cathodes_input_mgr/digit_out5__107_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.209 r  ssd/cathodes_input_mgr/digit_out5__108/CO[3]
                         net (fo=1, routed)           0.000    65.209    ssd/cathodes_input_mgr/digit_out5__108_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.326 r  ssd/cathodes_input_mgr/digit_out5__109/CO[3]
                         net (fo=1, routed)           0.000    65.326    ssd/cathodes_input_mgr/digit_out5__109_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    65.580 r  ssd/cathodes_input_mgr/digit_out5__110/CO[0]
                         net (fo=58, routed)          1.868    67.448    ssd/counter_mod8/digit_out5__7_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.367    67.815 r  ssd/counter_mod8/digit_out5__111_i_4/O
                         net (fo=1, routed)           0.800    68.615    ssd/cathodes_input_mgr/digit_out5__112_0[0]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    69.271 r  ssd/cathodes_input_mgr/digit_out5__111/CO[3]
                         net (fo=1, routed)           0.000    69.271    ssd/cathodes_input_mgr/digit_out5__111_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.385 r  ssd/cathodes_input_mgr/digit_out5__112/CO[3]
                         net (fo=1, routed)           0.000    69.385    ssd/cathodes_input_mgr/digit_out5__112_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.499 r  ssd/cathodes_input_mgr/digit_out5__113/CO[3]
                         net (fo=1, routed)           0.000    69.499    ssd/cathodes_input_mgr/digit_out5__113_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.613 r  ssd/cathodes_input_mgr/digit_out5__114/CO[3]
                         net (fo=1, routed)           0.000    69.613    ssd/cathodes_input_mgr/digit_out5__114_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.727 r  ssd/cathodes_input_mgr/digit_out5__115/CO[3]
                         net (fo=1, routed)           0.000    69.727    ssd/cathodes_input_mgr/digit_out5__115_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.841 r  ssd/cathodes_input_mgr/digit_out5__116/CO[3]
                         net (fo=1, routed)           0.000    69.841    ssd/cathodes_input_mgr/digit_out5__116_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.955 r  ssd/cathodes_input_mgr/digit_out5__117/CO[3]
                         net (fo=1, routed)           0.000    69.955    ssd/cathodes_input_mgr/digit_out5__117_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.069 f  ssd/cathodes_input_mgr/digit_out5__118/CO[3]
                         net (fo=40, routed)          1.668    71.737    ssd/cathodes_input_mgr/digit_out50_in[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.150    71.887 r  ssd/cathodes_input_mgr/digit_out40_carry_i_1/O
                         net (fo=2, routed)           0.800    72.687    ssd/cathodes_input_mgr/digit_out40_carry_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    73.469 r  ssd/cathodes_input_mgr/digit_out40_carry/CO[3]
                         net (fo=1, routed)           0.000    73.469    ssd/cathodes_input_mgr/digit_out40_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    73.803 f  ssd/cathodes_input_mgr/digit_out40_carry__0/O[1]
                         net (fo=2, routed)           0.961    74.764    ssd/cathodes_input_mgr/digit_out5__119[6]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.303    75.067 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_16/O
                         net (fo=1, routed)           0.000    75.067    ssd/cathodes_input_mgr/digit_out0_carry__0_i_16_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.600 r  ssd/cathodes_input_mgr/digit_out0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.600    ssd/cathodes_input_mgr/digit_out0_carry__0_i_13_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.819 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_13/O[0]
                         net (fo=1, routed)           0.803    76.622    ssd/cathodes_input_mgr/digit_out0_carry__1_i_13_n_7
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.295    76.917 r  ssd/cathodes_input_mgr/digit_out0_carry__1_i_11/O
                         net (fo=30, routed)          1.908    78.825    ssd/cathodes_input_mgr/digit_out1__58__0[9]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.152    78.977 r  ssd/cathodes_input_mgr/digit_out0_carry__2_i_2/O
                         net (fo=2, routed)           0.814    79.790    ssd/cathodes_input_mgr/digit_out0_carry__2_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    80.396 r  ssd/cathodes_input_mgr/digit_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    80.396    ssd/cathodes_input_mgr/digit_out0_carry__2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.510 r  ssd/cathodes_input_mgr/digit_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    80.510    ssd/cathodes_input_mgr/digit_out0_carry__3_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.624 r  ssd/cathodes_input_mgr/digit_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    80.624    ssd/cathodes_input_mgr/digit_out0_carry__4_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    80.863 r  ssd/cathodes_input_mgr/digit_out0_carry__5/O[2]
                         net (fo=4, routed)           1.176    82.040    ssd/cathodes_input_mgr/digit_out0_carry__5_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.302    82.342 r  ssd/cathodes_input_mgr/digit_out0__231_carry_i_1/O
                         net (fo=1, routed)           0.463    82.805    ssd/cathodes_input_mgr/digit_out0__231_carry_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    83.201 r  ssd/cathodes_input_mgr/digit_out0__231_carry/CO[3]
                         net (fo=1, routed)           0.000    83.201    ssd/cathodes_input_mgr/digit_out0__231_carry_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.420 r  ssd/cathodes_input_mgr/digit_out0__231_carry__0/O[0]
                         net (fo=3, routed)           1.133    84.553    ssd/cathodes_input_mgr/digit_out0__231_carry__0_n_7
    SLICE_X5Y104         LUT3 (Prop_lut3_I1_O)        0.295    84.848 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9/O
                         net (fo=2, routed)           0.679    85.527    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_9_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.152    85.679 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1/O
                         net (fo=2, routed)           0.914    86.593    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_1_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.332    86.925 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5/O
                         net (fo=1, routed)           0.000    86.925    ssd/cathodes_input_mgr/digit_out0__255_carry__4_i_5_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.326 r  ssd/cathodes_input_mgr/digit_out0__255_carry__4/CO[3]
                         net (fo=1, routed)           0.000    87.326    ssd/cathodes_input_mgr/digit_out0__255_carry__4_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.660 r  ssd/cathodes_input_mgr/digit_out0__255_carry__5/O[1]
                         net (fo=2, routed)           1.107    88.767    ssd/cathodes_input_mgr/digit_out0__255_carry__5_n_6
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.303    89.070 r  ssd/cathodes_input_mgr/digit_out0__311_carry_i_2/O
                         net (fo=1, routed)           0.000    89.070    ssd/cathodes_input_mgr/digit_out0__311_carry_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.650 r  ssd/cathodes_input_mgr/digit_out0__311_carry/O[2]
                         net (fo=1, routed)           0.747    90.397    ssd/cathodes_input_mgr/digit_out0__311_carry_n_5
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.302    90.699 r  ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1/O
                         net (fo=1, routed)           0.000    90.699    ssd/cathodes_input_mgr/digit_out0__317_carry__0_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    90.951 f  ssd/cathodes_input_mgr/digit_out0__317_carry__0/O[0]
                         net (fo=3, routed)           0.801    91.751    ssd/cathodes_input_mgr/digit_out0__317_carry__0_n_7
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.295    92.046 r  ssd/cathodes_input_mgr/CATHODES_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.825    92.871    booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1_2
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124    92.995 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.447    93.442    booth_mult/shift_reg/ssd/value_digit[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124    93.566 r  booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865    95.431    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    98.924 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    98.924    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.132ns (49.226%)  route 4.262ns (50.774%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.723     5.326    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  ssd/counter_mod8/count_reg[1]_rep__0/Q
                         net (fo=86, routed)          2.159     7.941    ssd/counter_mod8/count_reg[1]_rep__0_0
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.124     8.065 r  ssd/counter_mod8/ANODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.103    10.168    ANODES_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.720 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.720    ANODES[3]
    J14                                                               r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.290ns (52.134%)  route 3.939ns (47.866%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.723     5.326    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  ssd/counter_mod8/count_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.968     6.713    ssd/counter_mod8/count_reg[0]_rep__0_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.297     7.010 r  ssd/counter_mod8/ANODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.971     9.981    ANODES_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.555 r  ANODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.555    ANODES[2]
    T9                                                                r  ANODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.360ns (53.406%)  route 3.804ns (46.594%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.724     5.327    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=38, routed)          1.638     7.421    ssd/counter_mod8/count_reg[2]_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.150     7.571 r  ssd/counter_mod8/ANODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.165     9.736    ANODES_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    13.490 r  ANODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.490    ANODES[5]
    T14                                                               r  ANODES[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.437ns (67.845%)  route 0.681ns (32.155%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssd/counter_mod8/count_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.265     1.928    ssd/counter_mod8/count_reg[1]_rep__0_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  ssd/counter_mod8/ANODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.389    ANODES_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.640 r  ANODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.640    ANODES[4]
    P14                                                               r  ANODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.422ns (65.611%)  route 0.745ns (34.389%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssd/counter_mod8/count_reg[0]/Q
                         net (fo=6, routed)           0.230     1.894    ssd/counter_mod8/counter_output[0]
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  ssd/counter_mod8/ANODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.454    ANODES_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.690 r  ANODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.690    ANODES[0]
    J17                                                               r  ANODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.385ns (62.404%)  route 0.835ns (37.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.575     1.494    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.835     2.493    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.714 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.714    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.487ns (64.535%)  route 0.817ns (35.465%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=38, routed)          0.374     2.037    ssd/counter_mod8/count_reg[2]_0
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.048     2.085 r  ssd/counter_mod8/ANODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.529    ANODES_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.827 r  ANODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.827    ANODES[1]
    J18                                                               r  ANODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.501ns (64.297%)  route 0.834ns (35.703%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ssd/counter_mod8/count_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssd/counter_mod8/count_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.265     1.928    ssd/counter_mod8/count_reg[1]_rep__0_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.046     1.974 r  ssd/counter_mod8/ANODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.543    ANODES_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.857 r  ANODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.857    ANODES[5]
    T14                                                               r  ANODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.469ns (62.209%)  route 0.893ns (37.792%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  booth_mult/shift_reg/bit_array_reg[1]/Q
                         net (fo=8, routed)           0.296     1.959    booth_mult/shift_reg/Q[1]
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.236     2.240    booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I0_O)        0.045     2.285 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.646    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.884 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.884    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.425ns (58.491%)  route 1.011ns (41.509%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  booth_mult/shift_reg/bit_array_reg[1]/Q
                         net (fo=8, routed)           0.296     1.959    booth_mult/shift_reg/Q[1]
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.299     2.303    booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.045     2.348 r  booth_mult/shift_reg/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.765    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.959 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.959    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.439ns (58.507%)  route 1.020ns (41.493%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=38, routed)          0.502     2.165    ssd/counter_mod8/count_reg[2]_0
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.045     2.210 r  ssd/counter_mod8/ANODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.729    ANODES_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.981 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.981    ANODES[3]
    J14                                                               r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.461ns (58.528%)  route 1.035ns (41.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ssd/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssd/counter_mod8/count_reg[2]/Q
                         net (fo=38, routed)          0.133     1.797    ssd/counter_mod8/count_reg[2]_0
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.045     1.842 r  ssd/counter_mod8/ANODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.743    ANODES_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.018 r  ANODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.018    ANODES[2]
    T9                                                                r  ANODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 booth_mult/shift_reg/bit_array_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.482ns (55.942%)  route 1.167ns (44.059%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  booth_mult/shift_reg/bit_array_reg[1]/Q
                         net (fo=8, routed)           0.296     1.959    booth_mult/shift_reg/Q[1]
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.240     2.244    booth_mult/shift_reg/CATHODES_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.045     2.289 r  booth_mult/shift_reg/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.920    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.171 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.171    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            LED_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.639ns (28.859%)  route 4.040ns (71.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.180     4.665    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT2 (Prop_lut2_I0_O)        0.153     4.818 r  start_button/LED[0]_i_1/O
                         net (fo=1, routed)           0.860     5.679    start_button_n_1
    SLICE_X12Y95         FDRE                                         r  LED_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.524     4.947    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  LED_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.610ns (28.925%)  route 3.956ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.117     4.602    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  start_button/count[31]_i_2/O
                         net (fo=32, routed)          0.839     5.565    start_button/count[31]_i_2_n_0
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.518     4.941    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.610ns (28.925%)  route 3.956ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.117     4.602    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  start_button/count[31]_i_2/O
                         net (fo=32, routed)          0.839     5.565    start_button/count[31]_i_2_n_0
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.518     4.941    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.610ns (28.925%)  route 3.956ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.117     4.602    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  start_button/count[31]_i_2/O
                         net (fo=32, routed)          0.839     5.565    start_button/count[31]_i_2_n_0
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.518     4.941    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.610ns (28.925%)  route 3.956ns (71.075%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.117     4.602    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.726 r  start_button/count[31]_i_2/O
                         net (fo=32, routed)          0.839     5.565    start_button/count[31]_i_2_n_0
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.518     4.941    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  start_button/count_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.610ns (29.194%)  route 3.904ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.180     4.665    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.789 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725     5.514    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519     4.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[10]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.610ns (29.194%)  route 3.904ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.180     4.665    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.789 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725     5.514    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519     4.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[11]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.610ns (29.194%)  route 3.904ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.180     4.665    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.789 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725     5.514    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519     4.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[12]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.610ns (29.194%)  route 3.904ns (70.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.180     4.665    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.789 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.725     5.514    start_button/count[31]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.519     4.942    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  start_button/count_reg[9]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            start_button/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.610ns (29.456%)  route 3.855ns (70.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=70, routed)          3.180     4.665    start_button/BTNU_IBUF
    SLICE_X12Y90         LUT3 (Prop_lut3_I0_O)        0.124     4.789 r  start_button/count[31]_i_1/O
                         net (fo=32, routed)          0.676     5.465    start_button/count[31]_i_1_n_0
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.520     4.943    start_button/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  start_button/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.298ns (47.093%)  route 0.335ns (52.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  X_IBUF[2]_inst/O
                         net (fo=1, routed)           0.335     0.588    booth_mult/shift_reg/X_IBUF[2]
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045     0.633 r  booth_mult/shift_reg/bit_array[2]_i_1/O
                         net (fo=1, routed)           0.000     0.633    booth_mult/shift_reg/p_1_in[2]
    SLICE_X0Y87          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.873     2.038    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ssd/counter_mod8/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.254ns (40.005%)  route 0.380ns (59.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=70, routed)          0.380     0.634    ssd/counter_mod8/BTNU_IBUF
    SLICE_X1Y91          FDRE                                         r  ssd/counter_mod8/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ssd/counter_mod8/count_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.254ns (39.732%)  route 0.385ns (60.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=70, routed)          0.385     0.638    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.254ns (37.209%)  route 0.428ns (62.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=70, routed)          0.428     0.682    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X0Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/C

Slack:                    inf
  Source:                 X[5]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.310ns (44.340%)  route 0.389ns (55.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  X[5] (IN)
                         net (fo=0)                   0.000     0.000    X[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  X_IBUF[5]_inst/O
                         net (fo=1, routed)           0.389     0.654    booth_mult/shift_reg/X_IBUF[5]
    SLICE_X2Y90          LUT5 (Prop_lut5_I2_O)        0.045     0.699 r  booth_mult/shift_reg/bit_array[5]_i_1/O
                         net (fo=1, routed)           0.000     0.699    booth_mult/shift_reg/p_1_in[5]
    SLICE_X2Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[5]/C

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.320ns (45.049%)  route 0.391ns (54.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  X_IBUF[7]_inst/O
                         net (fo=1, routed)           0.391     0.666    booth_mult/shift_reg/X_IBUF[7]
    SLICE_X0Y90          LUT5 (Prop_lut5_I2_O)        0.045     0.711 r  booth_mult/shift_reg/bit_array[7]_i_1/O
                         net (fo=1, routed)           0.000     0.711    booth_mult/shift_reg/p_1_in[7]
    SLICE_X0Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.644%)  route 0.458ns (64.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=70, routed)          0.458     0.711    booth_mult/shift_reg/BTNU_IBUF
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.290ns (36.637%)  route 0.502ns (63.363%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           0.502     0.748    booth_mult/shift_reg/X_IBUF[0]
    SLICE_X0Y92          LUT5 (Prop_lut5_I2_O)        0.045     0.793 r  booth_mult/shift_reg/bit_array[0]_i_1/O
                         net (fo=1, routed)           0.000     0.793    booth_mult/shift_reg/p_1_in[0]
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[0]/C

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            booth_mult/shift_reg/bit_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.292ns (36.608%)  route 0.506ns (63.392%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  X_IBUF[1]_inst/O
                         net (fo=1, routed)           0.506     0.754    booth_mult/shift_reg/X_IBUF[1]
    SLICE_X0Y91          LUT5 (Prop_lut5_I2_O)        0.045     0.799 r  booth_mult/shift_reg/bit_array[1]_i_1/O
                         net (fo=1, routed)           0.000     0.799    booth_mult/shift_reg/p_1_in[1]
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    booth_mult/shift_reg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  booth_mult/shift_reg/bit_array_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ssd/counter_mod8/count_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.518%)  route 0.551ns (68.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=70, routed)          0.551     0.805    ssd/counter_mod8/BTNU_IBUF
    SLICE_X2Y94          FDRE                                         r  ssd/counter_mod8/count_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.877     2.042    ssd/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  ssd/counter_mod8/count_reg[2]_rep__0/C





