<stg><name>threshold_Pipeline_VITIS_LOOP_16_1</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %over_thresh = alloca i32 1

]]></Node>
<StgValue><ssdm name="over_thresh"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 2, i32 2, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %over_thresh

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:2 %icmp_ln16 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:3 %add_ln16 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln16 = br i1 %icmp_ln16, void %new.body.for.body, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
new.body.for.body:1 %i_cast = zext i9 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
new.body.for.body:4 %in_addr = getelementptr i16 %in_r, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="8">
<![CDATA[
new.body.for.body:5 %in_load = load i8 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.body.for.body:9 %store_ln16 = store i9 %add_ln16, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="8">
<![CDATA[
new.body.for.body:5 %in_load = load i8 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
new.body.for.body:0 %over_thresh_load = load i8 %over_thresh

]]></Node>
<StgValue><ssdm name="over_thresh_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
new.body.for.body:6 %icmp_ln17 = icmp_ugt  i16 %in_load, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
new.body.for.body:7 %over_thresh_1 = add i8 %over_thresh_load, i8 1

]]></Node>
<StgValue><ssdm name="over_thresh_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
new.body.for.body:8 %over_thresh_2 = select i1 %icmp_ln17, i8 %over_thresh_1, i8 %over_thresh_load

]]></Node>
<StgValue><ssdm name="over_thresh_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %over_thresh_load_1 = load i8 %over_thresh

]]></Node>
<StgValue><ssdm name="over_thresh_load_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %over_thresh_out, i8 %over_thresh_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
new.body.for.body:2 %speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln15"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
new.body.for.body:3 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.body.for.body:10 %store_ln16 = store i8 %over_thresh_2, i8 %over_thresh

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
new.body.for.body:11 %br_ln16 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="in_r" dir="0" iftype="5">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="over_thresh_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="over_thresh_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="over_thresh" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_49" to="i" fromId="49" toId="8">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="in_r" to="specinterface_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="56" from="empty_5" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="61" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="64" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="74" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="i" to="store_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="over_thresh" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="84" from="i" to="i_1" fromId="8" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="92" from="p_str" to="specpipeline_ln0" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="i_1" to="icmp_ln16" fromId="13" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="icmp_ln16" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="i_1" to="add_ln16" fromId="13" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln16" fromId="97" toId="16">
</dataflow>
<dataflow id="99" from="icmp_ln16" to="br_ln16" fromId="15" toId="17">
</dataflow>
<dataflow id="100" from="i_1" to="i_cast" fromId="13" toId="18">
</dataflow>
<dataflow id="101" from="in_r" to="in_addr" fromId="47" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_102" to="in_addr" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="i_cast" to="in_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="105" from="in_addr" to="in_load" fromId="19" toId="20">
</dataflow>
<dataflow id="106" from="add_ln16" to="store_ln16" fromId="16" toId="21">
</dataflow>
<dataflow id="107" from="i" to="store_ln16" fromId="8" toId="21">
</dataflow>
<dataflow id="108" from="in_addr" to="in_load" fromId="19" toId="22">
</dataflow>
<dataflow id="109" from="over_thresh" to="over_thresh_load" fromId="7" toId="23">
</dataflow>
<dataflow id="110" from="in_load" to="icmp_ln17" fromId="22" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln17" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="over_thresh_load" to="over_thresh_1" fromId="23" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_114" to="over_thresh_1" fromId="114" toId="25">
</dataflow>
<dataflow id="116" from="icmp_ln17" to="over_thresh_2" fromId="24" toId="26">
</dataflow>
<dataflow id="117" from="over_thresh_1" to="over_thresh_2" fromId="25" toId="26">
</dataflow>
<dataflow id="118" from="over_thresh_load" to="over_thresh_2" fromId="23" toId="26">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln15" fromId="119" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_121" to="speclooptripcount_ln15" fromId="121" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_121" to="speclooptripcount_ln15" fromId="121" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_121" to="speclooptripcount_ln15" fromId="121" toId="27">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="125" toId="28">
</dataflow>
<dataflow id="128" from="empty_11" to="specloopname_ln16" fromId="127" toId="28">
</dataflow>
<dataflow id="129" from="over_thresh_2" to="store_ln16" fromId="26" toId="29">
</dataflow>
<dataflow id="130" from="over_thresh" to="store_ln16" fromId="7" toId="29">
</dataflow>
<dataflow id="131" from="over_thresh" to="over_thresh_load_1" fromId="7" toId="31">
</dataflow>
<dataflow id="133" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="132" toId="32">
</dataflow>
<dataflow id="134" from="over_thresh_out" to="write_ln0" fromId="48" toId="32">
</dataflow>
<dataflow id="135" from="over_thresh_load_1" to="write_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="136" from="icmp_ln16" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="137" from="icmp_ln16" to="StgValue_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
