Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 26 16:54:24 2018
| Host         : DESKTOP-HJF36BA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Vgamain_timing_summary_routed.rpt -pb Vgamain_timing_summary_routed.pb -rpx Vgamain_timing_summary_routed.rpx -warn_on_violation
| Design       : Vgamain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 430 register/latch pins with no clock driven by root clock pin: gameMechanics/moveclock_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 430 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.617      -32.408                     14                  177        0.151        0.000                      0                  177        4.020        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.617      -32.408                     14                  177        0.151        0.000                      0                  177        4.020        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -7.617ns,  Total Violation      -32.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.617ns  (required time - arrival time)
  Source:                 syncronization/Hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/drawCoily_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 12.342ns (70.209%)  route 5.237ns (29.791%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.560     5.081    syncronization/topclock_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  syncronization/Hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  syncronization/Hpos_reg[0]/Q
                         net (fo=157, routed)         0.559     6.096    gameMechanics/drawercomp/Hpos_reg[10][0]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.220 r  gameMechanics/drawercomp/drawCoily5_i_34/O
                         net (fo=1, routed)           0.000     6.220    syncronization/CoilyposXvar_reg[2][0]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.770 r  syncronization/drawCoily5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.770    syncronization/drawCoily5_i_4_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  syncronization/drawCoily5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.884    syncronization/drawCoily5_i_3_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  syncronization/drawCoily5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.998    gameMechanics/drawercomp/CoilyposXvar_reg[11]_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.112 r  gameMechanics/drawercomp/drawCoily5_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    gameMechanics/drawercomp/drawCoily5_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  gameMechanics/drawercomp/drawCoily5_i_8/O[0]
                         net (fo=2, routed)           0.561     7.895    gameMechanics/drawercomp/drawCoily6[16]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    12.106 r  gameMechanics/drawercomp/drawCoily5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.108    gameMechanics/drawercomp/drawCoily5__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.626 r  gameMechanics/drawercomp/drawCoily5__1/P[0]
                         net (fo=2, routed)           0.914    14.540    gameMechanics/drawercomp/drawCoily5__1_n_105
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124    14.664 r  gameMechanics/drawercomp/drawCoily_i_652/O
                         net (fo=1, routed)           0.000    14.664    gameMechanics/drawercomp/drawCoily_i_652_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.197 r  gameMechanics/drawercomp/drawCoily_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    15.197    gameMechanics/drawercomp/drawCoily_reg_i_560_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.520 f  gameMechanics/drawercomp/drawCoily_reg_i_555/O[1]
                         net (fo=3, routed)           0.670    16.190    gameMechanics_n_429
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.306    16.496 r  drawCoily_i_692/O
                         net (fo=1, routed)           0.000    16.496    gameMechanics/drawercomp/drawCoily5__1_7[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    17.104 f  gameMechanics/drawercomp/drawCoily_reg_i_657/O[3]
                         net (fo=1, routed)           0.560    17.664    drawercomp/drawCoily5__2[24]
    SLICE_X55Y37         LUT3 (Prop_lut3_I1_O)        0.307    17.971 r  drawCoily_i_568/O
                         net (fo=1, routed)           0.000    17.971    gameMechanics/drawercomp/drawCoily5__1_12[1]
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.521 r  gameMechanics/drawercomp/drawCoily_reg_i_395/CO[3]
                         net (fo=1, routed)           0.000    18.521    gameMechanics/drawercomp/drawCoily_reg_i_395_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.855 r  gameMechanics/drawercomp/drawCoily_reg_i_220/O[1]
                         net (fo=1, routed)           0.521    19.375    gameMechanics_n_465
    SLICE_X54Y38         LUT4 (Prop_lut4_I2_O)        0.303    19.678 r  drawCoily_i_211/O
                         net (fo=1, routed)           0.000    19.678    gameMechanics/drawercomp/drawCoily5__1_16[2]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.058 r  gameMechanics/drawercomp/drawCoily_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.058    gameMechanics/drawercomp/drawCoily_reg_i_71_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.381 f  gameMechanics/drawercomp/drawCoily_reg_i_18/O[1]
                         net (fo=1, routed)           0.711    21.092    gameMechanics/drawercomp/drawCoily_reg_i_18_n_6
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.306    21.398 r  gameMechanics/drawercomp/drawCoily_i_20/O
                         net (fo=1, routed)           0.000    21.398    gameMechanics/drawercomp/drawCoily_i_20_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.796 r  gameMechanics/drawercomp/drawCoily_reg_i_5/CO[3]
                         net (fo=1, routed)           0.740    22.536    gameMechanics/drawercomp/drawCoily_reg_i_5_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.660 r  gameMechanics/drawercomp/drawCoily_i_1/O
                         net (fo=1, routed)           0.000    22.660    gameMechanics/drawercomp/drawCoily2_out
    SLICE_X57Y36         FDRE                                         r  gameMechanics/drawercomp/drawCoily_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.448    14.789    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  gameMechanics/drawercomp/drawCoily_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y36         FDRE (Setup_fdre_C_D)        0.029    15.043    gameMechanics/drawercomp/drawCoily_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -22.660    
  -------------------------------------------------------------------
                         slack                                 -7.617    

Slack (VIOLATED) :        -2.356ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/RB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.302ns  (logic 2.743ns (22.297%)  route 9.559ns (77.703%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[1]_rep__6/Q
                         net (fo=101, routed)         1.601     7.149    syncronization/drawCoily2__1
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  syncronization/BB[3]_i_143/O
                         net (fo=1, routed)           0.000     7.273    syncronization/BB[3]_i_143_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.806 r  syncronization/BB_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.806    syncronization/BB_reg[3]_i_66_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.025 r  syncronization/BB_reg[3]_i_67/O[0]
                         net (fo=37, routed)          1.232     9.257    gameMechanics/drawercomp/Vpos_reg[7]_5[0]
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.295     9.552 f  gameMechanics/drawercomp/RB[3]_i_100/O
                         net (fo=2, routed)           0.813    10.365    syncronization/Vpos_reg[7]_160
    SLICE_X46Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.489 f  syncronization/drawBackground_i_196/O
                         net (fo=12, routed)          1.686    12.175    syncronization/drawBackground_i_196_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.299 f  syncronization/BB[3]_i_173/O
                         net (fo=2, routed)           0.857    13.156    syncronization/BB[3]_i_173_n_0
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.280 f  syncronization/BB[3]_i_87/O
                         net (fo=1, routed)           1.032    14.312    syncronization/BB[3]_i_87_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.436 f  syncronization/BB[3]_i_38/O
                         net (fo=1, routed)           0.434    14.869    syncronization/BB[3]_i_38_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  syncronization/BB[3]_i_12/O
                         net (fo=5, routed)           0.343    15.336    syncronization/BB[3]_i_12_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124    15.460 f  syncronization/RB[1]_i_5/O
                         net (fo=2, routed)           0.580    16.040    syncronization/RB[1]_i_5_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.164 r  syncronization/RB[1]_i_15/O
                         net (fo=1, routed)           0.555    16.719    syncronization/RB[1]_i_15_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.124    16.843 f  syncronization/RB[1]_i_4/O
                         net (fo=1, routed)           0.426    17.269    gameMechanics/toggleData_reg[25]_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I4_O)        0.124    17.393 r  gameMechanics/RB[1]_i_1/O
                         net (fo=1, routed)           0.000    17.393    gameMechanics/drawercomp/RB_reg[1]_4
    SLICE_X36Y38         FDRE                                         r  gameMechanics/drawercomp/RB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.442    14.783    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  gameMechanics/drawercomp/RB_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)        0.029    15.037    gameMechanics/drawercomp/RB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -17.393    
  -------------------------------------------------------------------
                         slack                                 -2.356    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/RB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 3.761ns (30.638%)  route 8.515ns (69.362%))
  Logic Levels:           15  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[2]/Q
                         net (fo=76, routed)          1.269     6.816    syncronization/B_reg[0][2]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.940 r  syncronization/BB[3]_i_252/O
                         net (fo=1, routed)           0.000     6.940    syncronization/BB[3]_i_252_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.338 r  syncronization/BB_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.338    syncronization/BB_reg[3]_i_187_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.672 f  syncronization/BB_reg[3]_i_186/O[1]
                         net (fo=71, routed)          1.955     9.627    gameMechanics/drawercomp/Vpos_reg[7]_7[1]
    SLICE_X60Y39         LUT2 (Prop_lut2_I1_O)        0.303     9.930 r  gameMechanics/drawercomp/RB[3]_i_139/O
                         net (fo=1, routed)           0.000     9.930    syncronization/Vpos_reg[9]_2[1]
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.463 r  syncronization/RB_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.463    syncronization/RB_reg[3]_i_112_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.717 r  syncronization/RB_reg[3]_i_73/CO[0]
                         net (fo=2, routed)           0.730    11.447    syncronization/gameMechanics/drawercomp/drawBackground3116_in
    SLICE_X53Y39         LUT3 (Prop_lut3_I2_O)        0.367    11.814 r  syncronization/GB[3]_i_6/O
                         net (fo=2, routed)           0.580    12.394    syncronization/GB[3]_i_6_n_0
    SLICE_X51Y39         LUT5 (Prop_lut5_I0_O)        0.124    12.518 r  syncronization/BB[2]_i_148/O
                         net (fo=2, routed)           0.482    13.000    syncronization/BB[2]_i_148_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.124 f  syncronization/BB[2]_i_97/O
                         net (fo=2, routed)           0.323    13.446    syncronization/BB[2]_i_97_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.570 f  syncronization/BB[2]_i_42/O
                         net (fo=2, routed)           1.236    14.806    syncronization/BB[2]_i_42_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.930 f  syncronization/BB[2]_i_12/O
                         net (fo=1, routed)           0.403    15.333    syncronization/BB[2]_i_12_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    15.457 f  syncronization/BB[2]_i_4/O
                         net (fo=3, routed)           0.518    15.976    gameMechanics/drawercomp/toggleData_reg[16]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.124    16.100 r  gameMechanics/drawercomp/RB[2]_i_7/O
                         net (fo=1, routed)           0.403    16.503    syncronization/startgamevar_reg_2
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.627 r  syncronization/RB[2]_i_3/O
                         net (fo=1, routed)           0.616    17.243    gameMechanics/startgamevar_reg_2
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.367 r  gameMechanics/RB[2]_i_1/O
                         net (fo=1, routed)           0.000    17.367    gameMechanics/drawercomp/RB_reg[2]_32
    SLICE_X34Y35         FDRE                                         r  gameMechanics/drawercomp/RB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.439    14.780    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  gameMechanics/drawercomp/RB_reg[2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.081    15.014    gameMechanics/drawercomp/RB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -17.367    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/BB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 2.743ns (22.434%)  route 9.484ns (77.566%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[1]_rep__6/Q
                         net (fo=101, routed)         1.601     7.149    syncronization/drawCoily2__1
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  syncronization/BB[3]_i_143/O
                         net (fo=1, routed)           0.000     7.273    syncronization/BB[3]_i_143_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.806 r  syncronization/BB_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.806    syncronization/BB_reg[3]_i_66_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.025 f  syncronization/BB_reg[3]_i_67/O[0]
                         net (fo=37, routed)          1.232     9.257    gameMechanics/drawercomp/Vpos_reg[7]_5[0]
    SLICE_X46Y34         LUT4 (Prop_lut4_I0_O)        0.295     9.552 r  gameMechanics/drawercomp/RB[3]_i_100/O
                         net (fo=2, routed)           0.813    10.365    syncronization/Vpos_reg[7]_160
    SLICE_X46Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.489 r  syncronization/drawBackground_i_196/O
                         net (fo=12, routed)          1.686    12.175    syncronization/drawBackground_i_196_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.299 r  syncronization/BB[3]_i_173/O
                         net (fo=2, routed)           0.857    13.156    syncronization/BB[3]_i_173_n_0
    SLICE_X48Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.280 r  syncronization/BB[3]_i_87/O
                         net (fo=1, routed)           1.032    14.312    syncronization/BB[3]_i_87_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.436 r  syncronization/BB[3]_i_38/O
                         net (fo=1, routed)           0.434    14.869    syncronization/BB[3]_i_38_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124    14.993 f  syncronization/BB[3]_i_12/O
                         net (fo=5, routed)           0.756    15.749    syncronization/BB[3]_i_12_n_0
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124    15.873 f  syncronization/BB[3]_i_22/O
                         net (fo=1, routed)           0.158    16.031    syncronization/BB[3]_i_22_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.155 f  syncronization/BB[3]_i_7/O
                         net (fo=1, routed)           0.444    16.600    syncronization/BB[3]_i_7_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.124    16.724 f  syncronization/BB[3]_i_3/O
                         net (fo=1, routed)           0.471    17.194    syncronization/BB[3]_i_3_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I3_O)        0.124    17.318 r  syncronization/BB[3]_i_1/O
                         net (fo=1, routed)           0.000    17.318    gameMechanics/drawercomp/BB_reg[3]_32
    SLICE_X34Y35         FDRE                                         r  gameMechanics/drawercomp/BB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.439    14.780    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  gameMechanics/drawercomp/BB_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.079    15.012    gameMechanics/drawercomp/BB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -2.306    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/RB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.095ns  (logic 2.995ns (24.763%)  route 9.100ns (75.237%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[2]/Q
                         net (fo=76, routed)          1.269     6.816    syncronization/B_reg[0][2]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.940 r  syncronization/BB[3]_i_252/O
                         net (fo=1, routed)           0.000     6.940    syncronization/BB[3]_i_252_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.338 r  syncronization/BB_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.338    syncronization/BB_reg[3]_i_187_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  syncronization/BB_reg[3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.452    syncronization/BB_reg[3]_i_186_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.786 r  syncronization/BB_reg[3]_i_103/O[1]
                         net (fo=71, routed)          1.854     9.640    gameMechanics/drawercomp/Vpos_reg[9]_9[1]
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.303     9.943 r  gameMechanics/drawercomp/BB[3]_i_125/O
                         net (fo=1, routed)           0.000     9.943    syncronization/Vpos_reg[9]_19[2]
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.341 f  syncronization/BB_reg[3]_i_51/CO[3]
                         net (fo=7, routed)           1.987    12.328    syncronization/gameMechanics/drawercomp/drawBackground270_in
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.452 f  syncronization/BB[3]_i_18/O
                         net (fo=9, routed)           0.408    12.860    syncronization/BB_reg[2]_4
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.984 f  syncronization/BB[2]_i_55/O
                         net (fo=3, routed)           0.967    13.951    syncronization/BB[2]_i_55_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  syncronization/BB[2]_i_17/O
                         net (fo=5, routed)           0.683    14.758    syncronization/BB[2]_i_17_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.882 r  syncronization/BB[2]_i_27/O
                         net (fo=2, routed)           0.789    15.670    syncronization/BB[2]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  syncronization/RB[3]_i_14/O
                         net (fo=1, routed)           0.574    16.369    syncronization/RB[3]_i_14_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.493 r  syncronization/RB[3]_i_3/O
                         net (fo=2, routed)           0.569    17.062    gameMechanics/toggleData_reg[18]_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.186 r  gameMechanics/RB[0]_i_1/O
                         net (fo=1, routed)           0.000    17.186    gameMechanics/drawercomp/RB_reg[0]_6
    SLICE_X35Y37         FDRE                                         r  gameMechanics/drawercomp/RB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  gameMechanics/drawercomp/RB_reg[0]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.029    14.963    gameMechanics/drawercomp/RB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/drawStart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 1.964ns (16.174%)  route 10.179ns (83.826%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  syncronization/Vpos_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  syncronization/Vpos_reg[3]_rep__0/Q
                         net (fo=129, routed)         1.338     6.868    syncronization/drawGameOver_reg_8
    SLICE_X58Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  syncronization/drawStart_i_770/O
                         net (fo=59, routed)          4.220    11.212    gameMechanics/drawercomp/Vpos_reg[2]_3
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.336 r  gameMechanics/drawercomp/drawStart_i_1818/O
                         net (fo=1, routed)           0.000    11.336    gameMechanics/drawercomp/drawStart_i_1818_n_0
    SLICE_X39Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    11.553 r  gameMechanics/drawercomp/drawStart_reg_i_1431/O
                         net (fo=1, routed)           0.436    11.989    syncronization/Vpos_reg[0]_rep__0_45
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.299    12.288 r  syncronization/drawStart_i_988/O
                         net (fo=1, routed)           0.577    12.865    syncronization/drawStart_i_988_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.989 r  syncronization/drawStart_i_550/O
                         net (fo=1, routed)           0.718    13.707    syncronization/drawStart_i_550_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.124    13.831 r  syncronization/drawStart_i_250/O
                         net (fo=1, routed)           0.777    14.608    syncronization/drawStart_i_250_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124    14.732 r  syncronization/drawStart_i_92/O
                         net (fo=1, routed)           1.218    15.949    syncronization/drawStart_i_92_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.073 f  syncronization/drawStart_i_22/O
                         net (fo=1, routed)           0.319    16.392    syncronization/drawStart_i_22_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.516 f  syncronization/drawStart_i_5/O
                         net (fo=1, routed)           0.577    17.093    syncronization/drawStart_i_5_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.124    17.217 r  syncronization/drawStart_i_1/O
                         net (fo=1, routed)           0.000    17.217    gameMechanics/drawercomp/drawStart
    SLICE_X50Y18         FDRE                                         r  gameMechanics/drawercomp/drawStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.442    14.783    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  gameMechanics/drawercomp/drawStart_reg/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.077    15.085    gameMechanics/drawercomp/drawStart_reg
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -17.217    
  -------------------------------------------------------------------
                         slack                                 -2.132    

Slack (VIOLATED) :        -2.123ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/GB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.994ns  (logic 3.011ns (25.105%)  route 8.983ns (74.895%))
  Logic Levels:           14  (CARRY4=3 LUT2=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[1]_rep__6/Q
                         net (fo=101, routed)         1.601     7.149    syncronization/drawCoily2__1
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  syncronization/BB[3]_i_143/O
                         net (fo=1, routed)           0.000     7.273    syncronization/BB[3]_i_143_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.806 r  syncronization/BB_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.806    syncronization/BB_reg[3]_i_66_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  syncronization/BB_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.923    syncronization/BB_reg[3]_i_67_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  syncronization/BB_reg[3]_i_49/CO[3]
                         net (fo=34, routed)          1.727     9.767    syncronization/BB_reg[3]_i_49_n_0
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.883 r  syncronization/BB[3]_i_96/O
                         net (fo=1, routed)           0.758    10.641    syncronization/BB[3]_i_96_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.328    10.969 f  syncronization/BB[3]_i_41/O
                         net (fo=5, routed)           0.911    11.880    syncronization/BB[3]_i_41_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.150    12.030 f  syncronization/RB[3]_i_71/O
                         net (fo=5, routed)           0.472    12.503    syncronization/RB[3]_i_71_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.326    12.829 f  syncronization/BB[3]_i_88/O
                         net (fo=4, routed)           0.559    13.388    syncronization/BB[3]_i_88_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.512 r  syncronization/BB[3]_i_39/O
                         net (fo=4, routed)           0.468    13.980    syncronization/BB[3]_i_39_n_0
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.124    14.104 r  syncronization/drawBackground_i_10/O
                         net (fo=2, routed)           0.161    14.265    syncronization/GB_reg[3]_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.389 f  syncronization/GB[3]_i_3/O
                         net (fo=4, routed)           1.240    15.630    syncronization/GB[3]_i_3_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.124    15.754 r  syncronization/drawBackground_i_6/O
                         net (fo=5, routed)           0.470    16.223    syncronization/drawBackground_i_6_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.124    16.347 r  syncronization/GB[3]_i_2/O
                         net (fo=1, routed)           0.614    16.961    gameMechanics/startgamevar_reg_7
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.124    17.085 r  gameMechanics/GB[3]_i_1/O
                         net (fo=1, routed)           0.000    17.085    gameMechanics/drawercomp/GB_reg[3]_10
    SLICE_X35Y35         FDRE                                         r  gameMechanics/drawercomp/GB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.439    14.780    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  gameMechanics/drawercomp/GB_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.029    14.962    gameMechanics/drawercomp/GB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -17.085    
  -------------------------------------------------------------------
                         slack                                 -2.123    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/BB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 3.200ns (26.709%)  route 8.781ns (73.291%))
  Logic Levels:           12  (CARRY4=2 LUT2=3 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[1]_rep__6/Q
                         net (fo=101, routed)         1.601     7.149    syncronization/drawCoily2__1
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  syncronization/BB[3]_i_143/O
                         net (fo=1, routed)           0.000     7.273    syncronization/BB[3]_i_143_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.806 r  syncronization/BB_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.806    syncronization/BB_reg[3]_i_66_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.129 r  syncronization/BB_reg[3]_i_67/O[1]
                         net (fo=38, routed)          1.717     9.846    syncronization/RB_reg[2][1]
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.306    10.152 r  syncronization/drawBackground_i_188/O
                         net (fo=2, routed)           0.668    10.820    syncronization/drawBackground_i_188_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.944 f  syncronization/RB[3]_i_75/O
                         net (fo=3, routed)           0.995    11.939    syncronization/RB[3]_i_75_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.124    12.063 r  syncronization/RB[3]_i_42/O
                         net (fo=10, routed)          1.002    13.065    syncronization/RB_reg[3]_14
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.152    13.217 r  syncronization/BB[2]_i_36/O
                         net (fo=4, routed)           0.854    14.070    syncronization/BB[2]_i_36_n_0
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.360    14.430 r  syncronization/BB[2]_i_94/O
                         net (fo=1, routed)           0.301    14.731    syncronization/BB[2]_i_94_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.326    15.057 r  syncronization/BB[2]_i_38/O
                         net (fo=1, routed)           0.470    15.527    syncronization/BB[2]_i_38_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.124    15.651 r  syncronization/BB[2]_i_10/O
                         net (fo=1, routed)           0.707    16.358    syncronization/BB[2]_i_10_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.482 r  syncronization/BB[2]_i_3/O
                         net (fo=1, routed)           0.466    16.948    syncronization/BB[2]_i_3_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124    17.072 r  syncronization/BB[2]_i_1/O
                         net (fo=1, routed)           0.000    17.072    gameMechanics/drawercomp/BB_reg[2]_20
    SLICE_X35Y37         FDRE                                         r  gameMechanics/drawercomp/BB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  gameMechanics/drawercomp/BB_reg[2]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.032    14.966    gameMechanics/drawercomp/BB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/RB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.979ns  (logic 2.995ns (25.002%)  route 8.984ns (74.998%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[2]/Q
                         net (fo=76, routed)          1.269     6.816    syncronization/B_reg[0][2]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.124     6.940 r  syncronization/BB[3]_i_252/O
                         net (fo=1, routed)           0.000     6.940    syncronization/BB[3]_i_252_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.338 r  syncronization/BB_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000     7.338    syncronization/BB_reg[3]_i_187_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  syncronization/BB_reg[3]_i_186/CO[3]
                         net (fo=1, routed)           0.000     7.452    syncronization/BB_reg[3]_i_186_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.786 r  syncronization/BB_reg[3]_i_103/O[1]
                         net (fo=71, routed)          1.854     9.640    gameMechanics/drawercomp/Vpos_reg[9]_9[1]
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.303     9.943 r  gameMechanics/drawercomp/BB[3]_i_125/O
                         net (fo=1, routed)           0.000     9.943    syncronization/Vpos_reg[9]_19[2]
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.341 f  syncronization/BB_reg[3]_i_51/CO[3]
                         net (fo=7, routed)           1.987    12.328    syncronization/gameMechanics/drawercomp/drawBackground270_in
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.452 f  syncronization/BB[3]_i_18/O
                         net (fo=9, routed)           0.408    12.860    syncronization/BB_reg[2]_4
    SLICE_X37Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.984 f  syncronization/BB[2]_i_55/O
                         net (fo=3, routed)           0.967    13.951    syncronization/BB[2]_i_55_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124    14.075 r  syncronization/BB[2]_i_17/O
                         net (fo=5, routed)           0.683    14.758    syncronization/BB[2]_i_17_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.882 r  syncronization/BB[2]_i_27/O
                         net (fo=2, routed)           0.789    15.670    syncronization/BB[2]_i_27_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  syncronization/RB[3]_i_14/O
                         net (fo=1, routed)           0.574    16.369    syncronization/RB[3]_i_14_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    16.493 r  syncronization/RB[3]_i_3/O
                         net (fo=2, routed)           0.454    16.946    syncronization/RB_reg[3]_7
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.124    17.070 r  syncronization/RB[3]_i_1/O
                         net (fo=1, routed)           0.000    17.070    gameMechanics/drawercomp/startgamevar_reg
    SLICE_X34Y37         FDRE                                         r  gameMechanics/drawercomp/RB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  gameMechanics/drawercomp/RB_reg[3]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.077    15.011    gameMechanics/drawercomp/RB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -17.070    
  -------------------------------------------------------------------
                         slack                                 -2.059    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 syncronization/Vpos_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/drawBackground_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 3.011ns (25.272%)  route 8.903ns (74.728%))
  Logic Levels:           14  (CARRY4=3 LUT2=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570     5.091    syncronization/topclock_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  syncronization/Vpos_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  syncronization/Vpos_reg[1]_rep__6/Q
                         net (fo=101, routed)         1.601     7.149    syncronization/drawCoily2__1
    SLICE_X50Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  syncronization/BB[3]_i_143/O
                         net (fo=1, routed)           0.000     7.273    syncronization/BB[3]_i_143_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.806 r  syncronization/BB_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.806    syncronization/BB_reg[3]_i_66_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.923 r  syncronization/BB_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.923    syncronization/BB_reg[3]_i_67_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  syncronization/BB_reg[3]_i_49/CO[3]
                         net (fo=34, routed)          1.727     9.767    syncronization/BB_reg[3]_i_49_n_0
    SLICE_X52Y37         LUT2 (Prop_lut2_I0_O)        0.116     9.883 r  syncronization/BB[3]_i_96/O
                         net (fo=1, routed)           0.758    10.641    syncronization/BB[3]_i_96_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.328    10.969 f  syncronization/BB[3]_i_41/O
                         net (fo=5, routed)           0.911    11.880    syncronization/BB[3]_i_41_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.150    12.030 f  syncronization/RB[3]_i_71/O
                         net (fo=5, routed)           0.472    12.503    syncronization/RB[3]_i_71_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.326    12.829 f  syncronization/BB[3]_i_88/O
                         net (fo=4, routed)           0.559    13.388    syncronization/BB[3]_i_88_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.512 r  syncronization/BB[3]_i_39/O
                         net (fo=4, routed)           0.468    13.980    syncronization/BB[3]_i_39_n_0
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.124    14.104 r  syncronization/drawBackground_i_10/O
                         net (fo=2, routed)           0.161    14.265    syncronization/GB_reg[3]_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.389 f  syncronization/GB[3]_i_3/O
                         net (fo=4, routed)           1.240    15.630    syncronization/GB[3]_i_3_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.124    15.754 r  syncronization/drawBackground_i_6/O
                         net (fo=5, routed)           0.517    16.270    syncronization/drawBackground_i_6_n_0
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.124    16.394 r  syncronization/drawBackground_i_2/O
                         net (fo=6, routed)           0.487    16.882    syncronization/BB_reg[3]_0
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.006 r  syncronization/drawBackground_i_1/O
                         net (fo=1, routed)           0.000    17.006    gameMechanics/drawercomp/drawBackground4_out
    SLICE_X33Y36         FDRE                                         r  gameMechanics/drawercomp/drawBackground_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  topclock (IN)
                         net (fo=0)                   0.000    10.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.440    14.781    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  gameMechanics/drawercomp/drawBackground_reg/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.031    14.965    gameMechanics/drawercomp/drawBackground_reg
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                 -2.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gameMechanics/drawercomp/GB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.560     1.443    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  gameMechanics/drawercomp/GB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameMechanics/drawercomp/GB_reg[2]/Q
                         net (fo=2, routed)           0.098     1.682    gameMechanics/drawercomp/G_reg[2]_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.727 r  gameMechanics/drawercomp/G[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    gameMechanics/drawercomp/G[2]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  gameMechanics/drawercomp/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.829     1.956    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  gameMechanics/drawercomp/G_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120     1.576    gameMechanics/drawercomp/G_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 syncronization/SHpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            syncronization/SHpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    syncronization/topclock_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  syncronization/SHpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  syncronization/SHpos_reg[2]/Q
                         net (fo=7, routed)           0.133     1.713    syncronization/SHpos_reg__0[2]
    SLICE_X50Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  syncronization/SHpos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.758    syncronization/p_0_in[4]
    SLICE_X50Y28         FDRE                                         r  syncronization/SHpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.825     1.952    syncronization/topclock_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  syncronization/SHpos_reg[4]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120     1.572    syncronization/SHpos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 gameMechanics/drawercomp/RB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.102%)  route 0.393ns (67.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.561     1.444    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  gameMechanics/drawercomp/RB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameMechanics/drawercomp/RB_reg[1]/Q
                         net (fo=2, routed)           0.393     1.979    gameMechanics/drawercomp/R_reg[1]_0
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.045     2.024 r  gameMechanics/drawercomp/R[1]_i_1/O
                         net (fo=1, routed)           0.000     2.024    gameMechanics/drawercomp/R[1]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  gameMechanics/drawercomp/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.829     1.956    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  gameMechanics/drawercomp/R_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     1.828    gameMechanics/drawercomp/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 gameMechanics/drawercomp/drawQbert_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/drawercomp/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.269%)  route 0.192ns (50.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.561     1.444    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  gameMechanics/drawercomp/drawQbert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameMechanics/drawercomp/drawQbert_reg/Q
                         net (fo=11, routed)          0.192     1.777    gameMechanics/drawercomp/drawQbert_reg_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  gameMechanics/drawercomp/G[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    gameMechanics/drawercomp/G[1]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  gameMechanics/drawercomp/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.829     1.956    gameMechanics/drawercomp/topclock_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  gameMechanics/drawercomp/G_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.121     1.599    gameMechanics/drawercomp/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 syncronization/SHpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            syncronization/Hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.712%)  route 0.189ns (57.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.557     1.440    syncronization/topclock_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  syncronization/SHpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  syncronization/SHpos_reg[0]/Q
                         net (fo=9, routed)           0.189     1.770    syncronization/SHpos_reg__0[0]
    SLICE_X53Y31         FDRE                                         r  syncronization/Hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.828     1.955    syncronization/topclock_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  syncronization/Hpos_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.070     1.526    syncronization/Hpos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 syncronization/SHpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            syncronization/SHpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    syncronization/topclock_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  syncronization/SHpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  syncronization/SHpos_reg[7]/Q
                         net (fo=7, routed)           0.170     1.750    syncronization/SHpos_reg__0[7]
    SLICE_X49Y28         LUT5 (Prop_lut5_I1_O)        0.043     1.793 r  syncronization/SHpos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.793    syncronization/p_0_in[9]
    SLICE_X49Y28         FDRE                                         r  syncronization/SHpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.824     1.951    syncronization/topclock_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  syncronization/SHpos_reg[9]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.107     1.546    syncronization/SHpos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 gameMechanics/randomcomp/linFBShiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/randomcomp/linFBShiftReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.153%)  route 0.130ns (46.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.560     1.443    gameMechanics/randomcomp/topclock_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  gameMechanics/randomcomp/linFBShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  gameMechanics/randomcomp/linFBShiftReg_reg[2]/Q
                         net (fo=2, routed)           0.130     1.722    gameMechanics/randomcomp/linFBShiftReg[2]
    SLICE_X47Y61         FDRE                                         r  gameMechanics/randomcomp/linFBShiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.830     1.957    gameMechanics/randomcomp/topclock_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  gameMechanics/randomcomp/linFBShiftReg_reg[3]/C
                         clock pessimism             -0.501     1.456    
    SLICE_X47Y61         FDRE (Hold_fdre_C_D)         0.017     1.473    gameMechanics/randomcomp/linFBShiftReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 syncronization/SHpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            syncronization/SHpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.424%)  route 0.115ns (33.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    syncronization/topclock_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  syncronization/SHpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  syncronization/SHpos_reg[3]/Q
                         net (fo=7, routed)           0.115     1.682    syncronization/SHpos_reg__0[3]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.099     1.781 r  syncronization/SHpos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    syncronization/p_0_in[5]
    SLICE_X51Y28         FDRE                                         r  syncronization/SHpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.825     1.952    syncronization/topclock_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  syncronization/SHpos_reg[5]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y28         FDRE (Hold_fdre_C_D)         0.092     1.531    syncronization/SHpos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 syncronization/SHpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            syncronization/SHpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.231ns (59.993%)  route 0.154ns (40.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    syncronization/topclock_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  syncronization/SHpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  syncronization/SHpos_reg[5]/Q
                         net (fo=5, routed)           0.088     1.668    syncronization/SHpos_reg__0[5]
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.713 r  syncronization/SHpos[10]_i_4/O
                         net (fo=5, routed)           0.066     1.779    syncronization/SHpos[10]_i_4_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  syncronization/SHpos[10]_i_2/O
                         net (fo=1, routed)           0.000     1.824    syncronization/p_0_in[10]
    SLICE_X50Y28         FDRE                                         r  syncronization/SHpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.825     1.952    syncronization/topclock_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  syncronization/SHpos_reg[10]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     1.573    syncronization/SHpos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameMechanics/moveclock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMechanics/moveclock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    gameMechanics/topclock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  gameMechanics/moveclock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  gameMechanics/moveclock_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    gameMechanics/moveclock_reg_n_0_[14]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  gameMechanics/moveclock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    gameMechanics/moveclock_reg[12]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  gameMechanics/moveclock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  topclock (IN)
                         net (fo=0)                   0.000     0.000    topclock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  topclock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    topclock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  topclock_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.831     1.958    gameMechanics/topclock_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  gameMechanics/moveclock_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    gameMechanics/moveclock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { topclock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  topclock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X57Y36   gameMechanics/drawercomp/drawCoily_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y31   gameMechanics/drawercomp/drawGameOver_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y31   syncronization/Hpos_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y31   syncronization/Hpos_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y31   syncronization/Hpos_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y31   syncronization/Hpos_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y32   syncronization/Hpos_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y32   syncronization/Hpos_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y32   syncronization/Hpos_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y61   gameMechanics/randomcomp/linFBShiftReg_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y61   gameMechanics/randomcomp/linFBShiftReg_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y34   syncronization/Vpos_reg[3]_rep__2/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X57Y36   gameMechanics/drawercomp/drawCoily_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y33   syncronization/Hpos_reg[7]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y33   syncronization/Hpos_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y33   syncronization/Hpos_reg[8]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y33   syncronization/Hpos_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y33   syncronization/Hpos_reg[9]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y33   syncronization/Hpos_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y61   gameMechanics/randomcomp/linFBShiftReg_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y61   gameMechanics/randomcomp/linFBShiftReg_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y32   syncronization/Hpos_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y32   syncronization/Hpos_reg[4]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y32   syncronization/Hpos_reg[5]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X51Y32   syncronization/Hpos_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y29   syncronization/SHpos_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X50Y28   syncronization/SHpos_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X53Y29   syncronization/SHpos_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X51Y28   syncronization/SHpos_reg[2]/C



