
---------- Begin Simulation Statistics ----------
final_tick                               102335689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184579                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651532                       # Number of bytes of host memory used
host_op_rate                                   184942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.77                       # Real time elapsed on the host
host_tick_rate                              188890640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.102336                       # Number of seconds simulated
sim_ticks                                102335689000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.046714                       # CPI: cycles per instruction
system.cpu.discardedOps                        190169                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        70288761                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.488588                       # IPC: instructions per cycle
system.cpu.numCycles                        204671378                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134382617                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       368756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742085                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4876                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1619976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2406                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3240586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2409                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486257                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735748                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104061                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102044                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904138                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65421                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              409                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50399441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50399441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50399560                       # number of overall hits
system.cpu.dcache.overall_hits::total        50399560                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1693873                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1693873                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1702173                       # number of overall misses
system.cpu.dcache.overall_misses::total       1702173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52671674477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52671674477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52671674477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52671674477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52093314                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52093314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52101733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52101733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032670                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31095.409442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31095.409442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30943.784490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30943.784490                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       203901                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.709419                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1440852                       # number of writebacks
system.cpu.dcache.writebacks::total           1440852                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        82296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        82296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1611577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1611577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1619872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1619872                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49122912988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49122912988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49731069931                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49731069931                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30481.269581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30481.269581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30700.617043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30700.617043                       # average overall mshr miss latency
system.cpu.dcache.replacements                1619745                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40081470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40081470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1062762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1062762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26463097997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26463097997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41144232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41144232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24900.305051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24900.305051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11529                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11529                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1051233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1051233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25173290497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25173290497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23946.442413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23946.442413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10317971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10317971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       631111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       631111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26208576480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26208576480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41527.681311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41527.681311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       560344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       560344                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23949622491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23949622491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42740.927878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42740.927878                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8300                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.985865                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.985865                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8295                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8295                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    608156943                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    608156943                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985271                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985271                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73316.087161                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73316.087161                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.393865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019508                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1619873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.113325                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.393865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53721682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53721682                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42687975                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477015                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025739                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10280359                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10280359                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10280359                       # number of overall hits
system.cpu.icache.overall_hits::total        10280359                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54843500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54843500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54843500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54843500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10281096                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10281096                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10281096                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10281096                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74414.518318                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74414.518318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74414.518318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74414.518318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.icache.writebacks::total               231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54106500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54106500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73414.518318                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73414.518318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73414.518318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73414.518318                       # average overall mshr miss latency
system.cpu.icache.replacements                    231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10280359                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10280359                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54843500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54843500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10281096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10281096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74414.518318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74414.518318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54106500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54106500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73414.518318                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73414.518318                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.653103                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10281096                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13949.926730                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.653103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.402982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.402982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10281833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10281833                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 102335689000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   68                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1247181                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1247249                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  68                       # number of overall hits
system.l2.overall_hits::.cpu.data             1247181                       # number of overall hits
system.l2.overall_hits::total                 1247249                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372692                       # number of demand (read+write) misses
system.l2.demand_misses::total                 373361                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            372692                       # number of overall misses
system.l2.overall_misses::total                373361                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33090203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33142470000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33090203000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33142470000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1619873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1620610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1619873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1620610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.907734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.230075                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230383                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.907734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.230075                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230383                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78127.055306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88786.995696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88767.894879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78127.055306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88786.995696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88767.894879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              282017                       # number of writebacks
system.l2.writebacks::total                    282017                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            373356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           373356                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29363001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29408578500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29363001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29408578500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.907734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.230072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.907734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.230072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230380                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68127.055306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78787.297384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78768.195770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68127.055306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78787.297384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78768.195770                       # average overall mshr miss latency
system.l2.replacements                         371025                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1440852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1440852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1440852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1440852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            353498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                353498                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          208259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208259                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19023148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19023148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        561757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            561757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.370728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91343.704234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91343.704234                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       208259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16940558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16940558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.370728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81343.704234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81343.704234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.907734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78127.055306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78127.055306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.907734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.907734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68127.055306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68127.055306                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        893683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            893683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       164433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14067054500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14067054500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1058116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1058116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.155402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85548.852724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85548.852724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       164428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12422443000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12422443000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.155397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75549.438052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75549.438052                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4038.349765                       # Cycle average of tags in use
system.l2.tags.total_refs                     3235592                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    375121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.625462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.330577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.093696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4014.925492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985925                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          948                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6846541                       # Number of tag accesses
system.l2.tags.data_accesses                  6846541                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    281828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    368388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014344222500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16689                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16689                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1025155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             265502                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      373356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     282017                       # Number of write requests accepted
system.mem_ctrls.readBursts                    373356                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   282017                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4299                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   189                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                373356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               282017                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  287558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.110672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.412540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.338480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16642     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.19%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16689                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.885553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.850931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.094126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9787     58.64%     58.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              228      1.37%     60.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5526     33.11%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1101      6.60%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.23%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16689                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  275136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23894784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18049088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    233.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  102335545000                       # Total gap between requests
system.mem_ctrls.avgGap                     156148.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23576832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18035392                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 418387.763041298371                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 230387191.705916017294                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 176237558.726946175098                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       372687                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       282017                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18167750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14040203250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2427805601000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27156.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37672.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8608720.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     23851968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23894784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18049088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18049088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       372687                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         373356                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       282017                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        282017                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       418388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    233075755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        233494143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       418388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       418388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    176371393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       176371393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    176371393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       418388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    233075755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       409865536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               369057                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              281803                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        25622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        17580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        17656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        17916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        19262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        20400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        19889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        14984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        20673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        17655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        17019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        16658                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7138552250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1845285000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14058371000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19342.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38092.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              166594                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             126930                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            45.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       357334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   116.570827                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.566678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.443021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       276560     77.40%     77.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        52807     14.78%     92.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5972      1.67%     93.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3337      0.93%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9922      2.78%     97.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          770      0.22%     97.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          620      0.17%     97.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          755      0.21%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6591      1.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       357334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23619648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18035392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              230.805579                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              176.237559                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               45.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1255040640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       667069920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1305334800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     724875300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8078213520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32772729120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11698817280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   56502080580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.124886                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30087846250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3417180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  68830662750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1296338400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       689012610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1329732180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     746136360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8078213520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32068088280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12292199040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   56499720390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.101822                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31634577500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3417180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67283931500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             165097                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       282017                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86712                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208259                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        165097                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1115441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1115441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     41943872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                41943872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              373356                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1940100000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2036527750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1058853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1722869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          267901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           561757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          561757                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1058116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4859491                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4861196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    195886400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              195948352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          371025                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18049088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1991635                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060406                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1984350     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7282      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1991635                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 102335689000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3061376000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2429811995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
