#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May  8 12:24:29 2024
# Process ID: 8416
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14760 C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.180 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:user:SINE_RAM:3 - SINE_RAM_0
Adding component instance block -- xilinx.com:user:Dientes_de_sierra:2.3 - Dientes_de_sierra_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/clk_out1(clk) and /Dientes_de_sierra_0/clk_div(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.465 ; gain = 20.930
ipx::edit_ip_in_project -upgrade true -name SINE_RAM_v3_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.tmp/SINE_RAM_v3_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/sine/sine.tmp/sine_ram_v3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. ''c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0' is not valid: Path is contained within another repository.'
0
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SINE_RAM:3 [get_ips  design_1_SINE_RAM_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_SINE_RAM_0_1 (SINE_RAM 3) from revision 1 to revision 2
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_SINE_RAM_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SINE_RAM_0 .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axi_traffic_gen_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SINE_RAM_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_traffic_gen_1_0_synth_1 design_1_SINE_RAM_0_1_synth_1 -jobs 16
[Wed May  8 12:29:36 2024] Launched design_1_axi_traffic_gen_1_0_synth_1, design_1_SINE_RAM_0_1_synth_1...
Run output will be captured here:
design_1_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1/runme.log
design_1_SINE_RAM_0_1_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.ip_user_files -ipstatic_source_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name SINE_RAM_v3_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.tmp/SINE_RAM_v3_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/sine/sine.tmp/sine_ram_v3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project SINE
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May  8 12:30:54 2024] Launched design_1_SINE_RAM_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_SINE_RAM_0_1_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_1_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1/runme.log
[Wed May  8 12:30:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1832.914 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2923.363 ; gain = 1090.449
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_1' at location 'uuid_B0FF74A9F11A54C5B2AA3D087C7AB7BE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 12:38:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 12:38:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-08 12:39:15
set_property CONTROL.DATA_DEPTH 1024 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2024-May-08 12:40:30
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_1' at location 'uuid_B0FF74A9F11A54C5B2AA3D087C7AB7BE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_traffic_gen_1_M_AXI_LITE_CH1_WVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-08 12:46:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-08 12:47:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/Dientes_de_sierra_0_sierra} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 12:50:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 12:50:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
close_hw_manager
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3034.566 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_1' at location 'uuid_B0FF74A9F11A54C5B2AA3D087C7AB7BE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3035.422 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-08 14:37:47
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 14:37:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 14:37:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-08 14:38:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May  8 14:39:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3035.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_1' at location 'uuid_B0FF74A9F11A54C5B2AA3D087C7AB7BE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3036.387 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-08 14:52:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-08 14:52:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 14:52:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 14:52:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/ctrl_sin.coe'
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe}] [get_bd_cells axi_traffic_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/ctrl_sin.coe'
endgroup
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1

reset_run design_1_axi_traffic_gen_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed May  8 14:57:07 2024] Launched design_1_axi_traffic_gen_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1/runme.log
[Wed May  8 14:57:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3041.711 ; gain = 5.324
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3041.711 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 15:06:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 15:06:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-08 15:07:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-08 15:07:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe}] [get_bd_cells axi_traffic_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/addr_sin.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE1_WIDTH {1} CONFIG.C_NUM_OF_PROBES {1}] [get_bd_cells ila_0]
WARNING: [BD 41-1684] Pin /ila_0/probe1 is now disabled. All connections to this pin have been removed. 
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {4 999 -26} [get_bd_cells ila_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1

reset_run design_1_ila_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_ila_0_0_synth_1

reset_run design_1_axi_traffic_gen_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ila_0_0, cache-ID = ac63d25ad4976f5a; cache size = 56.150 MB.
[Wed May  8 15:12:19 2024] Launched design_1_axi_traffic_gen_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1/runme.log
[Wed May  8 15:12:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3233.348 ; gain = 9.043
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3233.348 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z010 (JTAG device index = 1) and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx.
 The device core at location uuid_BE177176557E59FEACE2FE04795A2B22, has 2 ILA Input port(s), but the core in the probes file(s) have 1 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_1' at location 'uuid_B0FF74A9F11A54C5B2AA3D087C7AB7BE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
WARNING: Simulation object design_1_i/Dientes_de_sierra_0_sierra was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 15:21:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 15:21:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-08 15:31:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-08 15:32:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 15:32:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 15:32:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project SINE_RAM_v3_project
close_project
****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/sine/sine.tmp/sine_ram_v3_project/SINE_RAM_v3_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May  8 15:53:35 2024...
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
delete_bd_objs [get_bd_cells ila_1]
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
regenerate_bd_layout
set_property location {1 114 88} [get_bd_cells clk_wiz]
set_property location {1 111 80} [get_bd_cells clk_wiz]
set_property location {1 111 75} [get_bd_cells clk_wiz]
set_property location {-23 50} [get_bd_ports reset]
set_property location {-19 61} [get_bd_ports reset]
set_property location {-14 22} [get_bd_ports reset]
set_property location {21 -19} [get_bd_ports reset]
set_property location {-28 14} [get_bd_ports reset]
set_property location {-13 205} [get_bd_ports reset]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property on PARAM_VALUE.ATG_HLT_CH_SELECT is not allowed in procedure update_gui_for_PARAM_VALUE.TRAFFIC_PROFILE
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../Extras/coe lite/ctrl_sin.coe'
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe}] [get_bd_cells axi_traffic_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/data_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/addr_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/mask_sin.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Extras/coe lite/ctrl_sin.coe'
endgroup
save_bd_design
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1

reset_run design_1_axi_traffic_gen_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\SINE\SINE.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_traffic_gen_1 .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed May  8 15:58:32 2024] Launched design_1_axi_traffic_gen_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_traffic_gen_1_0_synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_axi_traffic_gen_1_0_synth_1/runme.log
synth_1: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/synth_1/runme.log
[Wed May  8 15:58:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.566 ; gain = 13.305
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3262.566 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 1 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.566 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 1 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 1 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx.
The device design has 2 ILA core(s) and 0 VIO core(s). 1 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-08 16:11:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-08 16:11:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  8 16:12:57 2024...
