{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436073073468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436073073473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 02:11:13 2015 " "Processing started: Sun Jul 05 02:11:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436073073473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436073073473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_vhdl_8bits -c ula_vhdl_8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_vhdl_8bits -c ula_vhdl_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436073073473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1436073073956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_vhdl_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_vhdl_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_vhdl_8bits-ULa_aRCH " "Found design unit 1: ula_vhdl_8bits-ULa_aRCH" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436073089814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_vhdl_8bits " "Found entity 1: ula_vhdl_8bits" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436073089814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436073089814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_l_addr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c_l_addr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_l_addr-behavioral " "Found design unit 1: c_l_addr-behavioral" {  } { { "c_l_addr.vhdl" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/c_l_addr.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436073089817 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_l_addr " "Found entity 1: c_l_addr" {  } { { "c_l_addr.vhdl" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/c_l_addr.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436073089817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436073089817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_vhdl_8bits " "Elaborating entity \"ula_vhdl_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436073089856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(35) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089858 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula_vhdl_8bits.vhd(35) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(36) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(36): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula_vhdl_8bits.vhd(36) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(37) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(37): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(38) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(38): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula_vhdl_8bits.vhd(38) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(38): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(39) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(39): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089859 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula_vhdl_8bits.vhd(39) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(40) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(40): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula_vhdl_8bits.vhd(40) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(40): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula_vhdl_8bits.vhd(41) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(41): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula_vhdl_8bits.vhd(41) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(41): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_sig ula_vhdl_8bits.vhd(43) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(43): signal \"sum_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_sig ula_vhdl_8bits.vhd(44) " "VHDL Process Statement warning at ula_vhdl_8bits.vhd(44): signal \"sub_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_vhdl_8bits.vhd" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089860 "|ula_vhdl_8bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_l_addr c_l_addr:SUM " "Elaborating entity \"c_l_addr\" for hierarchy \"c_l_addr:SUM\"" {  } { { "ula_vhdl_8bits.vhd" "SUM" { Text "C:/Users/Henrique/Desktop/ula_vitorio/ula_vhdl_8bits.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436073089875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in c_l_addr.vhdl(30) " "VHDL Process Statement warning at c_l_addr.vhdl(30): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "c_l_addr.vhdl" "" { Text "C:/Users/Henrique/Desktop/ula_vitorio/c_l_addr.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436073089895 "|ula_vhdl_8bits|c_l_addr:SUM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1436073091387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436073093105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436073093105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436073093258 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436073093258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436073093258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436073093258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436073093308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 02:11:33 2015 " "Processing ended: Sun Jul 05 02:11:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436073093308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436073093308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436073093308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436073093308 ""}
