
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001303                       # Number of seconds simulated
sim_ticks                                  1303327700                       # Number of ticks simulated
final_tick                                 1303327700                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221914                       # Simulator instruction rate (inst/s)
host_op_rate                                   221913                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124309369                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694804                       # Number of bytes of host memory used
host_seconds                                    10.48                       # Real time elapsed on the host
sim_insts                                     2326655                       # Number of instructions simulated
sim_ops                                       2326655                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             621632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        78080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           78080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1220                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         94870998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        290260078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8986228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5156033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1178522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4026616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           392841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5794398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           343736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4370351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           147315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3977511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           785681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5106927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1424047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4419456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          2848094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4321246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          1522257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4321246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           883891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4173931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           245525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4959612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           245525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4124826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          2848094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4615877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           491051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5156033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           540156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4419456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             476957560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     94870998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8986228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1178522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       392841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       343736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       147315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       785681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1424047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      2848094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      1522257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       883891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       245525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       245525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      2848094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       491051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       540156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        117753962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        59908187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59908187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        59908187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        94870998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       290260078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8986228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5156033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1178522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4026616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          392841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5794398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          343736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4370351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          147315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3977511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          785681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5106927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1424047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4419456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         2848094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4321246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         1522257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4321246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          883891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4173931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          245525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4959612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          245525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4124826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         2848094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4615877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          491051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5156033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          540156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4419456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            536865748                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132312                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73741                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5645                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86694                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66261                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.430895                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26410                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               83                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3643                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2885                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            758                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          252                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180153                       # DTB read hits
system.cpu00.dtb.read_misses                      632                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180785                       # DTB read accesses
system.cpu00.dtb.write_hits                    127955                       # DTB write hits
system.cpu00.dtb.write_misses                    1121                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129076                       # DTB write accesses
system.cpu00.dtb.data_hits                     308108                       # DTB hits
system.cpu00.dtb.data_misses                     1753                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309861                       # DTB accesses
system.cpu00.itb.fetch_hits                    148945                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149100                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2535                       # Number of system calls
system.cpu00.numCycles                        1027562                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            87266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188183                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132312                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95556                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      718886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12656                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                408                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6300                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          546                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148945                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2659                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           819734                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.449474                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.719402                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 602444     73.49%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16341      1.99%     75.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17336      2.11%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16834      2.05%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37904      4.62%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15722      1.92%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18759      2.29%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11264      1.37%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83130     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             819734                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.128763                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.156313                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  93182                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              559055                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129904                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32991                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4602                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26434                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1758                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124329                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7333                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4602                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108930                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 89192                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       219580                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147326                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              250104                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105177                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2720                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22208                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2186                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               215422                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757602                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368594                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210533                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155774                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668977                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88625                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4027                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1662                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  147375                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179304                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135342                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32048                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12255                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2742                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  951861                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1577                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          364                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       819734                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.161183                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.933348                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            522192     63.70%     63.70% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73509      8.97%     72.67% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60581      7.39%     80.06% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45171      5.51%     85.57% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43353      5.29%     90.86% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28586      3.49%     94.35% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26884      3.28%     97.63% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11633      1.42%     99.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7825      0.95%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        819734                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4931     16.09%     16.09% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.37%     29.46% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.46% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  67      0.22%     29.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5919     19.31%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9483     30.94%     79.94% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6148     20.06%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551683     57.96%     57.96% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35718      3.75%     63.05% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37110      3.90%     66.95% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183954     19.33%     86.28% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130583     13.72%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               951861                       # Type of FU issued
system.cpu00.iq.rate                         0.926330                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30645                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032195                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2512509                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          949606                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814347                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243169                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123296                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116966                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               857590                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124916                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21072                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18295                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15813                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          208                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         9072                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4602                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22128                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               59953                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078809                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1392                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179304                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135342                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1577                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  100                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               59750                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1571                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3153                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4724                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              944365                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180797                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7496                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107521                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309880                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110486                       # Number of branches executed
system.cpu00.iew.exec_stores                   129083                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.919035                       # Inst execution rate
system.cpu00.iew.wb_sent                       934950                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931313                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546006                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777652                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.906333                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702121                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105262                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3919                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       803255                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.206032                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.302842                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       554751     69.06%     69.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51504      6.41%     75.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51389      6.40%     81.87% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30187      3.76%     85.63% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35410      4.41%     90.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8914      1.11%     91.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        13022      1.62%     92.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5058      0.63%     93.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53020      6.60%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       803255                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968751                       # Number of instructions committed
system.cpu00.commit.committedOps               968751                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280538                       # Number of memory references committed
system.cpu00.commit.loads                      161009                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100166                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792215                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22224                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98662     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503386     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162047     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119530     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968751                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53020                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1820257                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2164615                       # The number of ROB writes
system.cpu00.timesIdled                          1457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        207828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      76954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870089                       # Number of Instructions Simulated
system.cpu00.committedOps                      870089                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.180985                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.180985                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.846751                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.846751                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1140981                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613133                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151801                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102909                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4992                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2254                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           12002                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         123.829446                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228398                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12129                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.830736                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        90944960                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   123.829446                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.967418                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.967418                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          554879                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         554879                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141643                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141643                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84586                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84586                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          927                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          927                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226229                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226229                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226229                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226229                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8888                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8888                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33819                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33819                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          267                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42707                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42707                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42707                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42707                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    429413800                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    429413800                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5473441361                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5473441361                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3039680                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3039680                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       480260                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       480260                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5902855161                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5902855161                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5902855161                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5902855161                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150531                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150531                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118405                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118405                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1124                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268936                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268936                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268936                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268936                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.059044                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.059044                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285621                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285621                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.223618                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.223618                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020463                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020463                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158800                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158800                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158800                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158800                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 48313.883888                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 48313.883888                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 161845.156894                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 161845.156894                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11384.569288                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11384.569288                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 20880.869565                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 20880.869565                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 138217.509097                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 138217.509097                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 138217.509097                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 138217.509097                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       158878                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2718                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    58.454010                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8928                       # number of writebacks
system.cpu00.dcache.writebacks::total            8928                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3057                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3057                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27318                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27318                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          148                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30375                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30375                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30375                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30375                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5831                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5831                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6501                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6501                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          119                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12332                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12332                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12332                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12332                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    245568620                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    245568620                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1159495039                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1159495039                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1267320                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1267320                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       454300                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       454300                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1405063659                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1405063659                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1405063659                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1405063659                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038736                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038736                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054905                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054905                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.099665                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.099665                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019573                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019573                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045855                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045855                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045855                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045855                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 42114.323444                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 42114.323444                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 178356.412706                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 178356.412706                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10649.747899                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10649.747899                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        20650                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        20650                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 113936.397908                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 113936.397908                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 113936.397908                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 113936.397908                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7330                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.808508                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140033                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7842                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.856797                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       793472120                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.808508                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921501                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921501                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305718                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305718                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140033                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140033                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140033                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140033                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140033                       # number of overall hits
system.cpu00.icache.overall_hits::total        140033                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8905                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8905                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8905                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8905                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8905                       # number of overall misses
system.cpu00.icache.overall_misses::total         8905                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    687669768                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    687669768                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    687669768                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    687669768                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    687669768                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    687669768                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148938                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148938                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148938                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148938                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148938                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148938                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059790                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059790                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059790                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059790                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059790                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059790                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77222.882426                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77222.882426                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77222.882426                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77222.882426                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77222.882426                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77222.882426                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1155                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    50.217391                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7330                       # number of writebacks
system.cpu00.icache.writebacks::total            7330                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1063                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1063                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1063                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1063                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1063                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1063                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7842                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7842                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7842                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7842                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7842                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7842                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    500920608                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    500920608                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    500920608                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    500920608                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    500920608                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    500920608                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052653                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052653                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052653                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052653                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052653                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052653                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63876.639633                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63876.639633                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63876.639633                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63876.639633                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63876.639633                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63876.639633                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 37784                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           28501                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1492                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              25353                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 19156                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           75.557133                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  4151                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           146                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            132                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      30728                       # DTB read hits
system.cpu01.dtb.read_misses                      428                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  31156                       # DTB read accesses
system.cpu01.dtb.write_hits                      9988                       # DTB write hits
system.cpu01.dtb.write_misses                      29                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 10017                       # DTB write accesses
system.cpu01.dtb.data_hits                      40716                       # DTB hits
system.cpu01.dtb.data_misses                      457                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  41173                       # DTB accesses
system.cpu01.itb.fetch_hits                     34071                       # ITB hits
system.cpu01.itb.fetch_misses                      68                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 34139                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         157857                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       215809                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     37784                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            23321                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       65099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3313                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        49894                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2015                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   34071                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 581                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           132212                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.632295                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.666301                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  88937     67.27%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2251      1.70%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3486      2.64%     71.61% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6590      4.98%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  10478      7.93%     84.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1597      1.21%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6099      4.61%     90.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1867      1.41%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10907      8.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             132212                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.239356                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.367117                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  15039                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               29365                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   34262                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2529                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1123                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               4366                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 545                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               197843                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2353                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1123                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  16751                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8566                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17607                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   34975                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3296                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               192589                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 285                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  341                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1295                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  493                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            127740                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              230135                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         217292                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12836                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              101928                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  25812                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              589                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          568                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    8456                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              31967                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             11895                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3013                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2010                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   164627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1009                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  158447                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             423                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         28930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        14363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          239                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       132212                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.198431                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.051649                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             89081     67.38%     67.38% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6027      4.56%     71.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8935      6.76%     78.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              8091      6.12%     84.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              5008      3.79%     88.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4463      3.38%     91.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7576      5.73%     97.71% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1774      1.34%     99.05% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1257      0.95%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        132212                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1250     30.04%     30.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     30.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     30.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  62      1.49%     31.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                349      8.39%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     39.92% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1552     37.30%     77.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 948     22.78%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              110970     70.04%     70.04% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                220      0.14%     70.18% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2940      1.86%     72.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.03% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1935      1.22%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.25% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              31963     20.17%     93.43% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             10415      6.57%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               158447                       # Type of FU issued
system.cpu01.iq.rate                         1.003738                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4161                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.026261                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           429775                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          181038                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       144014                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23915                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13576                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               150281                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12323                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1342                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5112                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3379                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1123                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3807                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1284                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            186088                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             289                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               31967                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              11895                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              531                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1242                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          331                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1112                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              156527                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               31156                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1920                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       20452                       # number of nop insts executed
system.cpu01.iew.exec_refs                      41173                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  31588                       # Number of branches executed
system.cpu01.iew.exec_stores                    10017                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.991575                       # Inst execution rate
system.cpu01.iew.wb_sent                       155331                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      154419                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   88109                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  108787                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.978221                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.809922                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         30415                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             959                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        77855                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.982557                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.852269                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        42689     54.83%     54.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         8603     11.05%     65.88% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4305      5.53%     71.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2052      2.64%     74.05% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2702      3.47%     77.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4642      5.96%     83.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          806      1.04%     84.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4319      5.55%     90.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         7737      9.94%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        77855                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             154352                       # Number of instructions committed
system.cpu01.commit.committedOps               154352                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        35371                       # Number of memory references committed
system.cpu01.commit.loads                       26855                       # Number of loads committed
system.cpu01.commit.membars                       360                       # Number of memory barriers committed
system.cpu01.commit.branches                    28282                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  131457                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2892                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        17650     11.43%     11.43% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          96001     62.20%     73.63% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           155      0.10%     73.73% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.86%     75.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.24%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.84% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         27215     17.63%     94.47% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         8533      5.53%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          154352                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                7737                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     253351                       # The number of ROB reads
system.cpu01.rob.rob_writes                    373997                       # The number of ROB writes
system.cpu01.timesIdled                           235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         25645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     946658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    136706                       # Number of Instructions Simulated
system.cpu01.committedOps                      136706                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.154719                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.154719                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.866012                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.866012                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 197648                       # number of integer regfile reads
system.cpu01.int_regfile_writes                108422                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8180                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   983                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  427                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             934                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          34.163102                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             33149                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1043                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           31.782359                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    34.163102                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.266899                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.266899                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           75752                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          75752                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        26096                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         26096                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         7446                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         7446                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          160                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          128                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        33542                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          33542                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        33542                       # number of overall hits
system.cpu01.dcache.overall_hits::total         33542                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2329                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2329                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          873                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          873                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           65                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           68                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3202                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3202                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3202                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3202                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    107879140                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    107879140                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     77210885                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     77210885                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       919220                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       919220                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       726880                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       726880                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       205320                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       205320                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    185090025                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    185090025                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    185090025                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    185090025                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        28425                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        28425                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         8319                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         8319                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        36744                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        36744                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        36744                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        36744                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.081935                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.081935                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.104940                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.104940                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.346939                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.346939                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.087143                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.087143                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.087143                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.087143                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 46319.939888                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 46319.939888                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 88443.167239                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 88443.167239                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 14141.846154                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 14141.846154                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10689.411765                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10689.411765                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 57804.504997                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 57804.504997                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 57804.504997                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 57804.504997                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2035                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    18.842593                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          335                       # number of writebacks
system.cpu01.dcache.writebacks::total             335                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1175                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1175                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          529                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          529                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1704                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1704                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1704                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1704                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1154                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1154                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          344                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          344                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           56                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           68                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1498                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1498                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1498                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1498                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     36577640                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     36577640                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     21619948                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     21619948                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       457840                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       457840                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       647820                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       647820                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       204140                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       204140                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     58197588                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     58197588                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     58197588                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     58197588                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.040598                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.040598                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.041351                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.041351                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.248889                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.248889                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.346939                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.346939                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.040769                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.040769                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.040769                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.040769                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 31696.395147                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 31696.395147                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 62848.686047                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 62848.686047                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  8175.714286                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8175.714286                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9526.764706                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9526.764706                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 38850.192256                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 38850.192256                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 38850.192256                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 38850.192256                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             634                       # number of replacements
system.cpu01.icache.tags.tagsinuse         123.904720                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             32729                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1121                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           29.196253                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   123.904720                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.242001                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.242001                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           69263                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          69263                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        32729                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         32729                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        32729                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          32729                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        32729                       # number of overall hits
system.cpu01.icache.overall_hits::total         32729                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1342                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1342                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1342                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1342                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1342                       # number of overall misses
system.cpu01.icache.overall_misses::total         1342                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     87535939                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     87535939                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     87535939                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     87535939                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     87535939                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     87535939                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        34071                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        34071                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        34071                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        34071                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        34071                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        34071                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.039388                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.039388                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.039388                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.039388                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.039388                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.039388                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 65227.972429                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 65227.972429                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 65227.972429                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 65227.972429                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 65227.972429                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 65227.972429                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          634                       # number of writebacks
system.cpu01.icache.writebacks::total             634                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          221                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          221                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          221                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1121                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1121                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1121                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1121                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1121                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1121                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65110039                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65110039                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65110039                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65110039                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65110039                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65110039                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032902                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032902                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032902                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032902                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032902                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032902                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 58082.104371                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 58082.104371                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 58082.104371                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 58082.104371                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 58082.104371                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 58082.104371                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 21330                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           17105                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             794                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              16480                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 10301                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           62.506068                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1857                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      17955                       # DTB read hits
system.cpu02.dtb.read_misses                      325                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  18280                       # DTB read accesses
system.cpu02.dtb.write_hits                      6882                       # DTB write hits
system.cpu02.dtb.write_misses                      27                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  6909                       # DTB write accesses
system.cpu02.dtb.data_hits                      24837                       # DTB hits
system.cpu02.dtb.data_misses                      352                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  25189                       # DTB accesses
system.cpu02.itb.fetch_hits                     17111                       # ITB hits
system.cpu02.itb.fetch_misses                      70                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 17181                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         115609                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             6166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       131471                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     21330                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            12158                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       47950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1769                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        51003                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2158                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   17111                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 360                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           108301                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.213941                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.486078                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  83206     76.83%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1225      1.13%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2373      2.19%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   3349      3.09%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   5472      5.05%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    527      0.49%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   1882      1.74%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2498      2.31%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7769      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             108301                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.184501                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.137204                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   8481                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               27772                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   18546                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1897                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  602                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1953                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 292                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               122335                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1175                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  602                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   9610                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  5067                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        19358                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   19262                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3399                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               119904                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 293                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  374                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1846                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                   84                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             81888                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              154650                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         141869                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               68678                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  13210                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              512                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          488                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    7057                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              18280                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              7808                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            2529                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2702                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   105107                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               892                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  103000                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             256                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         14289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       108301                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.951053                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.922092                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             81975     75.69%     75.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3524      3.25%     78.95% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              3767      3.48%     82.42% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              4199      3.88%     86.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              4017      3.71%     90.01% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3889      3.59%     93.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              5393      4.98%     98.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               822      0.76%     99.34% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               715      0.66%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        108301                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1041     24.41%     24.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     24.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  78      1.83%     26.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     26.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     26.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                328      7.69%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     33.93% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1930     45.25%     79.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 888     20.82%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               71975     69.88%     69.88% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                171      0.17%     70.05% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     70.05% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2932      2.85%     72.90% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.90% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.90% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1929      1.87%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              18935     18.38%     93.15% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              7054      6.85%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               103000                       # Type of FU issued
system.cpu02.iq.rate                         0.890934                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4265                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.041408                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           295115                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          106760                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        90107                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23707                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13552                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                95062                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12199                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            223                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2153                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1416                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  602                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1612                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 671                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            116437                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             186                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               18280                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               7808                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              482                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 666                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          475                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                616                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              101967                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               18281                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1033                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       10438                       # number of nop insts executed
system.cpu02.iew.exec_refs                      25190                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  18461                       # Number of branches executed
system.cpu02.iew.exec_stores                     6909                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.881999                       # Inst execution rate
system.cpu02.iew.wb_sent                       101101                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      100520                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   55754                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   71242                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.869482                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.782600                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         14388                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           836                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             512                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        55108                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.840114                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.710820                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        31200     56.62%     56.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5317      9.65%     66.26% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3227      5.86%     72.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1543      2.80%     74.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3652      6.63%     81.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2119      3.85%     85.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          902      1.64%     87.03% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2794      5.07%     92.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4354      7.90%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        55108                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             101405                       # Number of instructions committed
system.cpu02.commit.committedOps               101405                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        22519                       # Number of memory references committed
system.cpu02.commit.loads                       16127                       # Number of loads committed
system.cpu02.commit.membars                       393                       # Number of memory barriers committed
system.cpu02.commit.branches                    16867                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   86296                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1485                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         9699      9.56%      9.56% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          63881     63.00%     72.56% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.11%     72.67% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.67% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.84%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.89%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         16520     16.29%     93.69% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         6394      6.31%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          101405                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4354                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     165624                       # The number of ROB reads
system.cpu02.rob.rob_writes                    233765                       # The number of ROB writes
system.cpu02.timesIdled                           120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     988906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     91710                       # Number of Instructions Simulated
system.cpu02.committedOps                       91710                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.260593                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.260593                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.793277                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.793277                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 134175                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 68479                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   232                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   85                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             324                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          32.556648                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             21440                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           49.515012                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    32.556648                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.254349                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.254349                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           47539                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          47539                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        15858                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         15858                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         5307                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         5307                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           42                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           20                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        21165                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          21165                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        21165                       # number of overall hits
system.cpu02.dcache.overall_hits::total         21165                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1204                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1204                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1048                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1048                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           12                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           14                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2252                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2252                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2252                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     79245260                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     79245260                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     83505006                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     83505006                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       371700                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       371700                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       161660                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       161660                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       212400                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       212400                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    162750266                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    162750266                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    162750266                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    162750266                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        17062                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        17062                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         6355                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         6355                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        23417                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        23417                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        23417                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        23417                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.070566                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.070566                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.164910                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.164910                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.411765                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.411765                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.096169                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.096169                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.096169                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.096169                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 65818.322259                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 65818.322259                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 79680.349237                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 79680.349237                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        30975                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        30975                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11547.142857                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11547.142857                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 72269.212256                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 72269.212256                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 72269.212256                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 72269.212256                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         1808                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              87                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.781609                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          179                       # number of writebacks
system.cpu02.dcache.writebacks::total             179                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          777                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          777                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          656                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          656                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            7                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1433                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1433                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1433                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1433                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          427                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          392                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          392                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            5                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           14                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          819                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          819                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     24309180                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     24309180                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     23399391                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     23399391                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        40120                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        40120                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       146320                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       146320                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       211220                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       211220                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     47708571                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     47708571                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     47708571                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     47708571                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.025026                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.025026                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.061684                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.061684                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.034975                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.034975                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.034975                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.034975                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 56930.163934                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 56930.163934                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 59692.323980                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 59692.323980                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         8024                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8024                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10451.428571                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10451.428571                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 58252.223443                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 58252.223443                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 58252.223443                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 58252.223443                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             195                       # number of replacements
system.cpu02.icache.tags.tagsinuse         114.796119                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             16382                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             629                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           26.044515                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   114.796119                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.224211                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.224211                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           34847                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          34847                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        16382                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         16382                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        16382                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          16382                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        16382                       # number of overall hits
system.cpu02.icache.overall_hits::total         16382                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          727                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          727                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          727                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          727                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          727                       # number of overall misses
system.cpu02.icache.overall_misses::total          727                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     32899580                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     32899580                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     32899580                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     32899580                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     32899580                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     32899580                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        17109                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        17109                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        17109                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        17109                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        17109                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        17109                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.042492                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.042492                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.042492                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.042492                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.042492                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.042492                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 45253.892710                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 45253.892710                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 45253.892710                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 45253.892710                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 45253.892710                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 45253.892710                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          195                       # number of writebacks
system.cpu02.icache.writebacks::total             195                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           98                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           98                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           98                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          629                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          629                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          629                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          629                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     25707480                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     25707480                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     25707480                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     25707480                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     25707480                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     25707480                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.036764                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.036764                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.036764                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.036764                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.036764                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.036764                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 40870.397456                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 40870.397456                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 40870.397456                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 40870.397456                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 40870.397456                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 40870.397456                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 27507                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           21667                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1220                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              19802                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 13335                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           67.341683                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2497                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      21763                       # DTB read hits
system.cpu03.dtb.read_misses                      427                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  22190                       # DTB read accesses
system.cpu03.dtb.write_hits                      7205                       # DTB write hits
system.cpu03.dtb.write_misses                      41                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  7246                       # DTB write accesses
system.cpu03.dtb.data_hits                      28968                       # DTB hits
system.cpu03.dtb.data_misses                      468                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  29436                       # DTB accesses
system.cpu03.itb.fetch_hits                     23589                       # ITB hits
system.cpu03.itb.fetch_misses                      76                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 23665                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         124700                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8935                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       162218                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     27507                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            15834                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       54596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2709                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        50220                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2193                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   23589                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 508                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           117454                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.381119                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.583458                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  86153     73.35%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1522      1.30%     74.65% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2809      2.39%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   4138      3.52%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   7063      6.01%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    718      0.61%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3761      3.20%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2064      1.76%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   9226      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             117454                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.220585                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.300866                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11350                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               29328                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   23481                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2134                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  941                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               2693                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 425                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               146511                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1789                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  941                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12697                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8224                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        17892                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   24155                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3325                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               142288                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  616                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1592                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  308                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             95714                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              176696                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         163882                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12807                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               73271                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  22443                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              533                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          505                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8007                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              22958                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              9005                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2519                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2658                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   123395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               896                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  117292                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             343                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         26065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        13482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          255                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       117454                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.998621                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.926669                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             85522     72.81%     72.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              5034      4.29%     77.10% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6117      5.21%     82.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              5198      4.43%     86.73% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4130      3.52%     90.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3662      3.12%     93.37% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5752      4.90%     98.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1224      1.04%     99.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               815      0.69%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        117454                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1097     28.40%     28.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     28.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     28.40% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  70      1.81%     30.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     30.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     30.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                329      8.52%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     38.73% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1603     41.50%     80.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 764     19.78%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               81959     69.88%     69.88% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                183      0.16%     70.04% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2926      2.49%     72.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.53% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1935      1.65%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              22825     19.46%     93.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              7460      6.36%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               117292                       # Type of FU issued
system.cpu03.iq.rate                         0.940593                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3863                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.032935                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           332391                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          136862                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       103588                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23853                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13526                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               108882                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12269                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            393                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4689                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         2884                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  941                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3308                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1730                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            137699                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             233                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               22958                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               9005                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              486                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1714                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          252                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          693                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                945                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              115897                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               22190                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1395                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       13408                       # number of nop insts executed
system.cpu03.iew.exec_refs                      29436                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  22261                       # Number of branches executed
system.cpu03.iew.exec_stores                     7246                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.929407                       # Inst execution rate
system.cpu03.iew.wb_sent                       114783                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      114002                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   64508                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   81180                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.914210                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.794629                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         26887                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             807                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        63261                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.727526                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.708561                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        37698     59.59%     59.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6384     10.09%     69.68% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3248      5.13%     74.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1558      2.46%     77.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2405      3.80%     81.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3043      4.81%     85.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          647      1.02%     86.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3210      5.07%     91.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5068      8.01%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        63261                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             109285                       # Number of instructions committed
system.cpu03.commit.committedOps               109285                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        24390                       # Number of memory references committed
system.cpu03.commit.loads                       18269                       # Number of loads committed
system.cpu03.commit.membars                       297                       # Number of memory barriers committed
system.cpu03.commit.branches                    19300                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   93004                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1473                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        11063     10.12%     10.12% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          68617     62.79%     72.91% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.11%     73.02% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.02% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.63%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.76%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         18566     16.99%     94.39% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6126      5.61%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          109285                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5068                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     192961                       # The number of ROB reads
system.cpu03.rob.rob_writes                    276312                       # The number of ROB writes
system.cpu03.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     979815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     98226                       # Number of Instructions Simulated
system.cpu03.committedOps                       98226                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.269521                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.269521                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.787698                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.787698                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 147870                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 78414                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   579                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  147                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             728                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          31.285798                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             23291                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             838                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           27.793556                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    31.285798                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.244420                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.244420                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           54695                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          54695                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        18244                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         18244                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         5021                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         5021                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           67                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           37                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        23265                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          23265                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        23265                       # number of overall hits
system.cpu03.dcache.overall_hits::total         23265                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2304                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2304                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1035                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1035                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           25                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           26                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3339                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3339                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3339                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3339                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    119463200                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    119463200                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     92025779                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     92025779                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       584100                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       584100                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       206500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       211220                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       211220                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    211488979                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    211488979                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    211488979                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    211488979                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        20548                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        20548                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         6056                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6056                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        26604                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        26604                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        26604                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        26604                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.112128                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.112128                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.170905                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.170905                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.271739                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.271739                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.412698                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.412698                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.125507                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.125507                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.125507                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.125507                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 51850.347222                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 51850.347222                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 88913.796135                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 88913.796135                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        23364                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        23364                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7942.307692                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7942.307692                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 63339.017370                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 63339.017370                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 63339.017370                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 63339.017370                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3202                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    23.544118                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          318                       # number of writebacks
system.cpu03.dcache.writebacks::total             318                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1258                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1258                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          600                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          600                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            8                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1858                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1858                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1858                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1858                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1046                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1046                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          435                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          435                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           17                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           26                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1481                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1481                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1481                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1481                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     38505760                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     38505760                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     26404848                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     26404848                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        99120                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        99120                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       178180                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       178180                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       208860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       208860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     64910608                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     64910608                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     64910608                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     64910608                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.050905                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.050905                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.071830                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.071830                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.184783                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.184783                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.412698                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.412698                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.055668                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.055668                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.055668                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.055668                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 36812.390057                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 36812.390057                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 60700.800000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 60700.800000                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  5830.588235                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5830.588235                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  6853.076923                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  6853.076923                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 43828.904794                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 43828.904794                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 43828.904794                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 43828.904794                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             426                       # number of replacements
system.cpu03.icache.tags.tagsinuse         115.774421                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             22548                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             905                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           24.914917                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   115.774421                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.226122                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.226122                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           48079                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          48079                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        22548                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         22548                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        22548                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          22548                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        22548                       # number of overall hits
system.cpu03.icache.overall_hits::total         22548                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1039                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1039                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1039                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1039                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1039                       # number of overall misses
system.cpu03.icache.overall_misses::total         1039                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     36369960                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     36369960                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     36369960                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     36369960                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     36369960                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     36369960                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        23587                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        23587                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        23587                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        23587                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        23587                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        23587                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.044050                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.044050                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.044050                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.044050                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.044050                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.044050                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 35004.773821                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 35004.773821                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 35004.773821                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 35004.773821                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 35004.773821                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 35004.773821                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          426                       # number of writebacks
system.cpu03.icache.writebacks::total             426                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          134                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          134                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          134                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          905                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          905                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          905                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          905                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     28401420                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     28401420                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     28401420                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     28401420                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     28401420                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     28401420                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.038369                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.038369                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.038369                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.038369                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.038369                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.038369                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 31382.784530                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 31382.784530                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 31382.784530                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 31382.784530                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 31382.784530                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 31382.784530                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7152                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5678                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             650                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5800                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1906                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           32.862069                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   558                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6057                       # DTB read hits
system.cpu04.dtb.read_misses                      302                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6359                       # DTB read accesses
system.cpu04.dtb.write_hits                      3185                       # DTB write hits
system.cpu04.dtb.write_misses                      26                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3211                       # DTB write accesses
system.cpu04.dtb.data_hits                       9242                       # DTB hits
system.cpu04.dtb.data_misses                      328                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9570                       # DTB accesses
system.cpu04.itb.fetch_hits                      5920                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5990                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          85553                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        55267                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7152                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2464                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1459                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                347                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        50550                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1982                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5920                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 267                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            77797                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.710400                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.118371                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  68614     88.20%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    556      0.71%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    612      0.79%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    764      0.98%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1152      1.48%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    322      0.41%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    433      0.56%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    373      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4971      6.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              77797                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.083597                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.645997                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   7109                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12542                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5935                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1159                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  502                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                596                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47262                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 919                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  502                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7791                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6303                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4098                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6343                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2210                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45301                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 261                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  923                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1166                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   72                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33497                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64770                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          52076                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12690                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22141                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11356                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4511                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6118                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3952                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            127                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38494                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             246                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        77797                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.494801                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.530582                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             68227     87.70%     87.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1694      2.18%     89.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1347      1.73%     91.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1138      1.46%     93.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1385      1.78%     94.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               886      1.14%     95.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1777      2.28%     98.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               684      0.88%     99.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               659      0.85%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         77797                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   973     49.57%     49.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  93      4.74%     54.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     54.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     54.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                360     18.34%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     72.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  425     21.65%     94.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 112      5.71%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23566     61.22%     61.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                195      0.51%     61.74% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.74% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2910      7.56%     69.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1927      5.01%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.30% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6582     17.10%     91.40% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3310      8.60%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38494                       # Type of FU issued
system.cpu04.iq.rate                         0.449943                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1963                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.050995                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           133170                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39589                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25852                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23824                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13452                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28181                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12272                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            202                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1688                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1143                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          830                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  502                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1958                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1446                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42366                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             182                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6118                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3952                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1420                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          109                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          390                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                499                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37696                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6359                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             798                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1470                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9570                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4895                       # Number of branches executed
system.cpu04.iew.exec_stores                     3211                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.440616                       # Inst execution rate
system.cpu04.iew.wb_sent                        36739                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36227                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21515                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30507                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.423445                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.705248                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12080                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             423                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        25391                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.167776                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.476429                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        19188     75.57%     75.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          857      3.38%     78.95% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1180      4.65%     83.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          621      2.45%     86.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          601      2.37%     88.41% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          248      0.98%     89.38% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          212      0.83%     90.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          217      0.85%     91.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2267      8.93%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        25391                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29651                       # Number of instructions committed
system.cpu04.commit.committedOps                29651                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7239                       # Number of memory references committed
system.cpu04.commit.loads                        4430                       # Number of loads committed
system.cpu04.commit.membars                        16                       # Number of memory barriers committed
system.cpu04.commit.branches                     3507                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24123                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          885      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16600     55.98%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.71%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.48%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4446     14.99%     90.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2809      9.47%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29651                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2267                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      64023                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85305                       # The number of ROB writes
system.cpu04.timesIdled                           131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1018962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28770                       # Number of Instructions Simulated
system.cpu04.committedOps                       28770                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.973688                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.973688                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.336283                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.336283                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44280                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20137                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11111                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8129                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   101                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             322                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          28.575702                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6115                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             426                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.354460                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    28.575702                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.223248                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.223248                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           16303                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          16303                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3846                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3846                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2281                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2281                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           22                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6127                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6127                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6127                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6127                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1238                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1238                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          508                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          508                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            8                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1746                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1746                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1746                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    119267320                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    119267320                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     70497861                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     70497861                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       165200                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       165200                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       251340                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       251340                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    189765181                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    189765181                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    189765181                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    189765181                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5084                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5084                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7873                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7873                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7873                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7873                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.243509                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.243509                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.182144                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.182144                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.221771                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.221771                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.221771                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.221771                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 96338.707593                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 96338.707593                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 138775.316929                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 138775.316929                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 55066.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 55066.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 31417.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 31417.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 108685.670676                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 108685.670676                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 108685.670676                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 108685.670676                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2043                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.636364                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          157                       # number of writebacks
system.cpu04.dcache.writebacks::total             157                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          869                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          388                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          388                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1257                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1257                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1257                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1257                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          369                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          120                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          489                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          489                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     29353680                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     29353680                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17133590                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17133590                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       241900                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       241900                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     46487270                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     46487270                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     46487270                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     46487270                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.072581                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.072581                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.043026                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.043026                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.062111                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.062111                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.062111                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.062111                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 79549.268293                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 79549.268293                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 142779.916667                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 142779.916667                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 30237.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 30237.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 95065.991820                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 95065.991820                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 95065.991820                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 95065.991820                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              77                       # number of replacements
system.cpu04.icache.tags.tagsinuse          99.087480                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5377                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           11.538627                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    99.087480                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.193530                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.193530                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12296                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12296                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5377                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5377                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5377                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5377                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5377                       # number of overall hits
system.cpu04.icache.overall_hits::total          5377                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          538                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          538                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          538                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          538                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          538                       # number of overall misses
system.cpu04.icache.overall_misses::total          538                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     25982419                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     25982419                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     25982419                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     25982419                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     25982419                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     25982419                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5915                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5915                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5915                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5915                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5915                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5915                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.090955                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.090955                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.090955                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.090955                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.090955                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.090955                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 48294.459108                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 48294.459108                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 48294.459108                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 48294.459108                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 48294.459108                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 48294.459108                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu04.icache.writebacks::total              77                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           72                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           72                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           72                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          466                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          466                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          466                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     19743759                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     19743759                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     19743759                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     19743759                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     19743759                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     19743759                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.078783                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.078783                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.078783                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.078783                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.078783                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.078783                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 42368.581545                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 42368.581545                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 42368.581545                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 42368.581545                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 42368.581545                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 42368.581545                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7082                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5638                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             622                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5745                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  1921                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           33.437772                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   552                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       5948                       # DTB read hits
system.cpu05.dtb.read_misses                      304                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6252                       # DTB read accesses
system.cpu05.dtb.write_hits                      3163                       # DTB write hits
system.cpu05.dtb.write_misses                      25                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3188                       # DTB write accesses
system.cpu05.dtb.data_hits                       9111                       # DTB hits
system.cpu05.dtb.data_misses                      329                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                   9440                       # DTB accesses
system.cpu05.itb.fetch_hits                      5888                       # ITB hits
system.cpu05.itb.fetch_misses                      69                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  5957                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          84242                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        54634                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7082                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2473                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1403                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        49744                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1824                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    5888                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 257                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            77307                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.706715                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.112412                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  68211     88.23%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    555      0.72%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    613      0.79%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    750      0.97%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1167      1.51%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    314      0.41%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    425      0.55%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    361      0.47%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   4911      6.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              77307                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.084067                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.648536                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6719                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               13299                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    5928                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1129                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  488                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                586                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47091                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 881                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  488                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7373                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6196                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5164                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6333                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2009                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                45184                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 271                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  952                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  996                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             33460                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               64628                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          51988                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12636                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11374                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               98                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4072                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6063                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3896                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             276                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            146                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    40581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   38247                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             254                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         11991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        77307                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.494742                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.535557                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             67814     87.72%     87.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1759      2.28%     90.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1298      1.68%     91.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1099      1.42%     93.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1294      1.67%     94.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               855      1.11%     95.88% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1826      2.36%     98.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               708      0.92%     99.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               654      0.85%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         77307                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   972     50.65%     50.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.65% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  81      4.22%     54.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                345     17.98%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     72.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  412     21.47%     94.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 109      5.68%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               23450     61.31%     61.32% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                197      0.52%     61.84% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.84% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2910      7.61%     69.45% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     69.45% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.45% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1931      5.05%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.49% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6472     16.92%     91.42% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3283      8.58%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                38247                       # Type of FU issued
system.cpu05.iq.rate                         0.454013                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1919                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.050174                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           132297                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           39464                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25697                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23677                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13226                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10358                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                27973                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12189                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            203                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1650                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1106                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  488                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1760                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1366                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             42131                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             168                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6063                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               3896                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1339                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                491                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               37436                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6252                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             811                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1453                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9440                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   4858                       # Number of branches executed
system.cpu05.iew.exec_stores                     3188                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.444386                       # Inst execution rate
system.cpu05.iew.wb_sent                        36564                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       36055                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   21392                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   30383                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.427993                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.704078                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12192                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             409                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        25711                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.149625                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.455876                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19467     75.71%     75.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          917      3.57%     79.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1162      4.52%     83.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          633      2.46%     86.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          620      2.41%     88.67% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          241      0.94%     89.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          210      0.82%     90.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          215      0.84%     91.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2246      8.74%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        25711                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              29558                       # Number of instructions committed
system.cpu05.commit.committedOps                29558                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7203                       # Number of memory references committed
system.cpu05.commit.loads                        4413                       # Number of loads committed
system.cpu05.commit.membars                        17                       # Number of memory barriers committed
system.cpu05.commit.branches                     3498                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                216                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          875      2.96%      2.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          16552     56.00%     58.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.38%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      6.50%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           29558                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2246                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      64409                       # The number of ROB reads
system.cpu05.rob.rob_writes                     85338                       # The number of ROB writes
system.cpu05.timesIdled                           111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1020273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu05.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.936591                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.936591                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.340531                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.340531                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  43985                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 20050                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11103                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8116                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   107                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             311                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          27.156842                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6114                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           14.768116                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    27.156842                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.212163                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.212163                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           16096                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          16096                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3825                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3825                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2299                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2299                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           23                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           13                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6124                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6124                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6124                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6124                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1181                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1181                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          469                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          469                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1650                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1650                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1650                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1650                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    106539840                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    106539840                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     65056885                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     65056885                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       184080                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       184080                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       375240                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       375240                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    171596725                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    171596725                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    171596725                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    171596725                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5006                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5006                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7774                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7774                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7774                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7774                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.235917                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.235917                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.169436                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.169436                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.212246                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.212246                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.212246                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.212246                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 90211.549534                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 90211.549534                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 138714.040512                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 138714.040512                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        46020                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        46020                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 41693.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 41693.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 103998.015152                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 103998.015152                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 103998.015152                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 103998.015152                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2364                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    22.951456                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          148                       # number of writebacks
system.cpu05.dcache.writebacks::total             148                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          831                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          831                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          350                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          350                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1181                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1181                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1181                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1181                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          350                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          119                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          119                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          469                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          469                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     27062120                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     27062120                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17560748                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17560748                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       364620                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       364620                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     44622868                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     44622868                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     44622868                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     44622868                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.069916                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.069916                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.042991                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.042991                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.060329                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.060329                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.060329                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.060329                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 77320.342857                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 77320.342857                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 147569.310924                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 147569.310924                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 40513.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 40513.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 95144.707889                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 95144.707889                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 95144.707889                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 95144.707889                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              54                       # number of replacements
system.cpu05.icache.tags.tagsinuse          92.560104                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5381                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.370115                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    92.560104                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.180781                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.180781                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           12211                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          12211                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5381                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5381                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5381                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5381                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5381                       # number of overall hits
system.cpu05.icache.overall_hits::total          5381                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          507                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          507                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          507                       # number of overall misses
system.cpu05.icache.overall_misses::total          507                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     23585840                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     23585840                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     23585840                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     23585840                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     23585840                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     23585840                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         5888                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         5888                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         5888                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         5888                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         5888                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         5888                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.086107                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.086107                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.086107                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.086107                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.086107                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.086107                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 46520.394477                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 46520.394477                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 46520.394477                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 46520.394477                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 46520.394477                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 46520.394477                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu05.icache.writebacks::total              54                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           72                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           72                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           72                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          435                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          435                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     18356080                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     18356080                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     18356080                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     18356080                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     18356080                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     18356080                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.073879                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.073879                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.073879                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.073879                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.073879                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.073879                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 42197.885057                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 42197.885057                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 42197.885057                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 42197.885057                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 42197.885057                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 42197.885057                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 37732                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           29553                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1427                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              28025                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 19668                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           70.180196                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  3554                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           149                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            134                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      29588                       # DTB read hits
system.cpu06.dtb.read_misses                      408                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  29996                       # DTB read accesses
system.cpu06.dtb.write_hits                      8888                       # DTB write hits
system.cpu06.dtb.write_misses                      37                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  8925                       # DTB write accesses
system.cpu06.dtb.data_hits                      38476                       # DTB hits
system.cpu06.dtb.data_misses                      445                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  38921                       # DTB accesses
system.cpu06.itb.fetch_hits                     34529                       # ITB hits
system.cpu06.itb.fetch_misses                      79                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 34608                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         132934                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10645                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       209007                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     37732                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            23237                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       59475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3139                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        50851                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2180                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   34529                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 550                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           124878                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.673690                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.658167                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  82461     66.03%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2168      1.74%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2993      2.40%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   7232      5.79%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  10389      8.32%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1436      1.15%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   6826      5.47%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1519      1.22%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   9854      7.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             124878                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.283840                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.572261                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12797                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               23241                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   34674                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2256                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1059                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               3870                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 527                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               192854                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2237                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1059                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  14332                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7471                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12305                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   35303                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3557                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               188191                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 279                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  490                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1762                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  370                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            124056                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              223054                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         210272                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps              100404                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  23652                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              445                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          420                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    7471                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              30468                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             10538                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2298                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1440                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   160744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               746                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  155547                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             364                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         26353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        12484                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       124878                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.245592                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.079228                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             82876     66.37%     66.37% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              5033      4.03%     70.40% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              9374      7.51%     77.90% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              8457      6.77%     84.67% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              4250      3.40%     88.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3924      3.14%     91.22% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              8116      6.50%     97.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1705      1.37%     99.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1143      0.92%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        124878                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1214     33.77%     33.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     33.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     33.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  77      2.14%     35.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                315      8.76%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     44.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1218     33.88%     78.55% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 771     21.45%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              110495     71.04%     71.04% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                179      0.12%     71.15% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     71.15% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2929      1.88%     73.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1939      1.25%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              30711     19.74%     94.03% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              9290      5.97%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               155547                       # Type of FU issued
system.cpu06.iq.rate                         1.170107                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3595                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.023112                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           415911                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          174462                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       141093                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24020                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13426                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               146786                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12352                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1182                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4586                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3084                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1059                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3358                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1070                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            181994                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             323                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               30468                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              10538                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              384                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1027                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          335                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          755                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1090                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              153669                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               29996                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1878                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       20504                       # number of nop insts executed
system.cpu06.iew.exec_refs                      38921                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  32152                       # Number of branches executed
system.cpu06.iew.exec_stores                     8925                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.155980                       # Inst execution rate
system.cpu06.iew.wb_sent                       152381                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      151501                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   87786                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  106178                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.139671                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.826781                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         27424                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           566                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             917                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        69975                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.187767                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.916253                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        35422     50.62%     50.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         8551     12.22%     62.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3730      5.33%     68.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1851      2.65%     70.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2189      3.13%     73.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         5465      7.81%     81.75% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          766      1.09%     82.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         5160      7.37%     90.22% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         6841      9.78%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        69975                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             153089                       # Number of instructions committed
system.cpu06.commit.committedOps               153089                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        33336                       # Number of memory references committed
system.cpu06.commit.loads                       25882                       # Number of loads committed
system.cpu06.commit.membars                       272                       # Number of memory barriers committed
system.cpu06.commit.branches                    29024                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  130079                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2441                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        17956     11.73%     11.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          96597     63.10%     74.83% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.08%     74.90% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.88%     76.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.78% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.25%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         26154     17.08%     95.12% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         7469      4.88%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          153089                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                6841                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     242334                       # The number of ROB reads
system.cpu06.rob.rob_writes                    365071                       # The number of ROB writes
system.cpu06.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     971581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    135137                       # Number of Instructions Simulated
system.cpu06.committedOps                      135137                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.983698                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.983698                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.016572                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.016572                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 192444                       # number of integer regfile reads
system.cpu06.int_regfile_writes                105476                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   843                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  394                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             775                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          26.299095                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             31354                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             884                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           35.468326                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    26.299095                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.205462                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.205462                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           71181                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          71181                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        25250                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         25250                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         6435                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6435                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          162                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          117                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          117                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        31685                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          31685                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        31685                       # number of overall hits
system.cpu06.dcache.overall_hits::total         31685                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2076                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2076                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          836                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          836                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           55                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           66                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2912                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2912                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2912                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2912                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    112800920                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    112800920                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     81604018                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     81604018                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       814200                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       814200                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       814200                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       814200                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       212400                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       212400                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    194404938                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    194404938                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    194404938                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    194404938                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        27326                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        27326                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         7271                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         7271                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        34597                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        34597                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        34597                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        34597                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.075972                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.075972                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.114977                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.114977                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.253456                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.253456                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.360656                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.360656                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.084169                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.084169                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.084169                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.084169                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 54335.703276                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 54335.703276                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 97612.461722                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 97612.461722                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 14803.636364                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 14803.636364                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 12336.363636                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 12336.363636                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 66759.937500                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 66759.937500                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 66759.937500                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 66759.937500                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3210                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    25.275591                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          317                       # number of writebacks
system.cpu06.dcache.writebacks::total             317                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1103                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          533                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          533                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1636                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1636                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1636                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1636                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          973                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          303                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          303                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           45                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           65                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1276                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1276                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1276                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1276                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     35205300                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     35205300                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     21205769                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     21205769                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       363440                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       363440                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       738680                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       738680                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       211220                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       211220                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     56411069                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     56411069                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     56411069                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     56411069                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.035607                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.035607                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.041672                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.041672                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.207373                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.207373                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.355191                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.355191                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.036882                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.036882                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.036882                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.036882                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 36182.219938                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 36182.219938                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 69986.036304                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 69986.036304                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  8076.444444                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8076.444444                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 11364.307692                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 11364.307692                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 44209.301724                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 44209.301724                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 44209.301724                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 44209.301724                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             601                       # number of replacements
system.cpu06.icache.tags.tagsinuse         101.585073                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             33271                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1089                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           30.551882                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   101.585073                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.198408                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.198408                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           70139                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          70139                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        33271                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         33271                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        33271                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          33271                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        33271                       # number of overall hits
system.cpu06.icache.overall_hits::total         33271                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1254                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1254                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1254                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1254                       # number of overall misses
system.cpu06.icache.overall_misses::total         1254                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     38191879                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     38191879                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     38191879                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     38191879                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     38191879                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     38191879                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        34525                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        34525                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        34525                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        34525                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        34525                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        34525                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.036322                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.036322                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.036322                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.036322                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.036322                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.036322                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 30456.043860                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 30456.043860                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 30456.043860                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 30456.043860                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 30456.043860                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 30456.043860                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          601                       # number of writebacks
system.cpu06.icache.writebacks::total             601                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          165                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          165                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          165                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1089                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1089                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1089                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1089                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     30526599                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     30526599                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     30526599                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     30526599                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     30526599                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     30526599                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.031542                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.031542                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.031542                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.031542                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.031542                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.031542                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 28031.771350                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 28031.771350                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 28031.771350                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 28031.771350                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 28031.771350                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 28031.771350                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 22205                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           18507                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             909                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              15852                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 10586                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           66.780217                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1597                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      18859                       # DTB read hits
system.cpu07.dtb.read_misses                      346                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  19205                       # DTB read accesses
system.cpu07.dtb.write_hits                      6227                       # DTB write hits
system.cpu07.dtb.write_misses                      38                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  6265                       # DTB write accesses
system.cpu07.dtb.data_hits                      25086                       # DTB hits
system.cpu07.dtb.data_misses                      384                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  25470                       # DTB accesses
system.cpu07.itb.fetch_hits                     18743                       # ITB hits
system.cpu07.itb.fetch_misses                      74                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 18817                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          67662                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             7428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       134244                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     22205                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            12184                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       47861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2015                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2054                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   18743                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 390                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            58599                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.290892                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.023491                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  33366     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    873      1.49%     58.43% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1900      3.24%     61.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   3516      6.00%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   5829      9.95%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    409      0.70%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   3106      5.30%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1774      3.03%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   7826     13.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              58599                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.328175                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.984038                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   9603                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               27290                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   19178                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1836                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  682                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1658                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 331                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               123184                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1369                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  682                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  10706                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  5908                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        18301                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   19839                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3153                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               120318                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 268                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  310                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1561                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  218                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             81597                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              152149                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         139337                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12806                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               66113                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  15484                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              462                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          434                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    6850                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              19335                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              7382                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2268                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2385                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   105113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               793                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  101813                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             288                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         17276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         8835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        58599                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.737453                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.284366                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             31053     52.99%     52.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4556      7.77%     60.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              4692      8.01%     68.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              4682      7.99%     76.76% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3678      6.28%     83.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              2915      4.97%     88.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              5341      9.11%     97.13% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               962      1.64%     98.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               720      1.23%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         58599                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1069     28.20%     28.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     28.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     28.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  68      1.79%     29.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     29.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     29.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                345      9.10%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     39.09% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1594     42.05%     81.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 715     18.86%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               70599     69.34%     69.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                190      0.19%     69.53% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.53% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2925      2.87%     72.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1929      1.89%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.30% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              19766     19.41%     93.71% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              6400      6.29%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               101813                       # Type of FU issued
system.cpu07.iq.rate                         1.504729                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3791                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.037235                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           242402                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          109540                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        88713                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23902                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13664                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                93302                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12298                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            268                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2788                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1749                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          833                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  682                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2049                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1016                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            116779                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             185                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               19335                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               7382                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              426                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 996                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          162                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          542                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                704                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              100771                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               19205                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1042                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       10873                       # number of nop insts executed
system.cpu07.iew.exec_refs                      25470                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  18777                       # Number of branches executed
system.cpu07.iew.exec_stores                     6265                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.489329                       # Inst execution rate
system.cpu07.iew.wb_sent                        99723                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       99109                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   56391                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   71120                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.464766                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.792899                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         17649                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           655                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             584                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        55949                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.758298                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.722682                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        33031     59.04%     59.04% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5862     10.48%     69.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2562      4.58%     74.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1380      2.47%     76.56% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2212      3.95%     80.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2889      5.16%     85.68% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          478      0.85%     86.53% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3192      5.71%     92.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4343      7.76%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        55949                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              98375                       # Number of instructions committed
system.cpu07.commit.committedOps                98375                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        22180                       # Number of memory references committed
system.cpu07.commit.loads                       16547                       # Number of loads committed
system.cpu07.commit.membars                       307                       # Number of memory barriers committed
system.cpu07.commit.branches                    16858                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   83395                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1049                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         9749      9.91%      9.91% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          61224     62.24%     72.15% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.12%     72.26% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.26% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.93%     75.19% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.95%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         16854     17.13%     94.27% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         5635      5.73%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           98375                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4343                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     166590                       # The number of ROB reads
system.cpu07.rob.rob_writes                    234674                       # The number of ROB writes
system.cpu07.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          9063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     985556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     88630                       # Number of Instructions Simulated
system.cpu07.committedOps                       88630                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.763421                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.763421                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.309893                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.309893                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 129477                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 67091                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8160                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   471                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   90                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             576                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          25.067216                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             20407                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             687                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           29.704512                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    25.067216                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.195838                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.195838                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           47942                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          47942                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        15545                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         15545                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4636                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4636                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           39                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           21                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        20181                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          20181                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        20181                       # number of overall hits
system.cpu07.dcache.overall_hits::total         20181                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2232                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2232                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          959                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          959                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           17                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           15                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3191                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3191                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3191                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3191                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    101146060                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    101146060                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     83359863                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     83359863                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       459020                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       459020                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       135700                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       135700                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       221840                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       221840                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    184505923                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    184505923                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    184505923                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    184505923                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        17777                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        17777                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         5595                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5595                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        23372                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        23372                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        23372                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        23372                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.125555                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.125555                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.171403                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.171403                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.303571                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.303571                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.136531                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.136531                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.136531                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.136531                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 45316.335125                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 45316.335125                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 86923.736184                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 86923.736184                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 27001.176471                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 27001.176471                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9046.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9046.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 57820.721717                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 57820.721717                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 57820.721717                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 57820.721717                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2586                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.486957                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu07.dcache.writebacks::total             256                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1316                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1316                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          553                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          553                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            9                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1869                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1869                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1869                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1869                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          916                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          916                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          406                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          406                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            8                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           15                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1322                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1322                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1322                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1322                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     31831680                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     31831680                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     24992389                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     24992389                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        62540                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        62540                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       119180                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       119180                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       220660                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       220660                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     56824069                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     56824069                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     56824069                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     56824069                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.051527                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.051527                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.072565                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.072565                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.056563                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.056563                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.056563                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.056563                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 34750.742358                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 34750.742358                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 61557.608374                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 61557.608374                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7817.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7817.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  7945.333333                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  7945.333333                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 42983.410741                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 42983.410741                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 42983.410741                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 42983.410741                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             227                       # number of replacements
system.cpu07.icache.tags.tagsinuse          94.044817                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             17940                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             690                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                  26                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    94.044817                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.183681                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.183681                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           38162                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          38162                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        17940                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         17940                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        17940                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          17940                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        17940                       # number of overall hits
system.cpu07.icache.overall_hits::total         17940                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          796                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          796                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          796                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          796                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          796                       # number of overall misses
system.cpu07.icache.overall_misses::total          796                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     36769977                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     36769977                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     36769977                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     36769977                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     36769977                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     36769977                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        18736                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        18736                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        18736                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        18736                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        18736                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        18736                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.042485                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.042485                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.042485                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.042485                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.042485                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.042485                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 46193.438442                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 46193.438442                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 46193.438442                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 46193.438442                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 46193.438442                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 46193.438442                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          227                       # number of writebacks
system.cpu07.icache.writebacks::total             227                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          106                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          106                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          106                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          690                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          690                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          690                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          690                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          690                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          690                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     28350677                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     28350677                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     28350677                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     28350677                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     28350677                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     28350677                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.036827                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.036827                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.036827                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.036827                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.036827                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.036827                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 41087.937681                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 41087.937681                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 41087.937681                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 41087.937681                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 41087.937681                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 41087.937681                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 14255                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           11769                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             820                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              12361                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  5883                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           47.593237                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1027                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            81                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       9755                       # DTB read hits
system.cpu08.dtb.read_misses                      328                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  10083                       # DTB read accesses
system.cpu08.dtb.write_hits                      3794                       # DTB write hits
system.cpu08.dtb.write_misses                      28                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3822                       # DTB write accesses
system.cpu08.dtb.data_hits                      13549                       # DTB hits
system.cpu08.dtb.data_misses                      356                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  13905                       # DTB accesses
system.cpu08.itb.fetch_hits                     11917                       # ITB hits
system.cpu08.itb.fetch_misses                      65                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 11982                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          50195                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             7202                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        87800                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     14255                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             6911                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       27747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1823                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2033                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   11917                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 377                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            38032                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.308582                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.092504                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  21838     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    932      2.45%     59.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1018      2.68%     62.55% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   2137      5.62%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   3150      8.28%     76.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    390      1.03%     77.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   1853      4.87%     82.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    959      2.52%     84.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5755     15.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              38032                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.283992                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.749178                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   9106                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               14551                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   12515                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1249                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  601                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1061                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 317                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                78267                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1278                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  601                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9910                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6686                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         5936                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   12891                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                1998                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                75850                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 283                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  413                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  780                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  231                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             52995                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              100272                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          87474                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12792                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               39760                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13235                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              159                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          134                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4548                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               9873                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              4660                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             400                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            271                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    66909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               184                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   64281                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             289                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         14351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         6924                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        38032                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.690182                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.355042                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             21543     56.64%     56.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2134      5.61%     62.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              3335      8.77%     71.02% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              2504      6.58%     77.61% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1780      4.68%     82.29% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1785      4.69%     86.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              3458      9.09%     96.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               772      2.03%     98.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               721      1.90%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         38032                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1048     48.10%     48.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     48.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     48.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  85      3.90%     52.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     52.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     52.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                343     15.74%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     67.74% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  520     23.86%     91.60% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 183      8.40%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               44895     69.84%     69.85% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                196      0.30%     70.15% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.15% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2929      4.56%     74.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1931      3.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.71% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              10373     16.14%     93.85% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3953      6.15%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                64281                       # Type of FU issued
system.cpu08.iq.rate                         1.280626                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2179                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.033898                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           145007                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           67895                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        51284                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24055                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13572                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                54058                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12398                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            250                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2086                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1412                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  601                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2039                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1453                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             72532                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                9873                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               4660                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              124                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1429                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          469                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                614                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               63319                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               10083                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             962                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        5439                       # number of nop insts executed
system.cpu08.iew.exec_refs                      13905                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  11415                       # Number of branches executed
system.cpu08.iew.exec_stores                     3822                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.261460                       # Inst execution rate
system.cpu08.iew.wb_sent                        62256                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       61690                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   36771                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   47803                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.229007                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.769220                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         14515                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             510                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        35819                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.602529                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.671616                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        23099     64.49%     64.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         2417      6.75%     71.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1928      5.38%     76.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          742      2.07%     78.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1218      3.40%     82.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1529      4.27%     86.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          480      1.34%     87.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1743      4.87%     92.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2663      7.43%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        35819                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              57401                       # Number of instructions committed
system.cpu08.commit.committedOps                57401                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        11035                       # Number of memory references committed
system.cpu08.commit.loads                        7787                       # Number of loads committed
system.cpu08.commit.membars                        42                       # Number of memory barriers committed
system.cpu08.commit.branches                     9784                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   48050                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                578                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         4663      8.12%      8.12% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          36747     64.02%     72.14% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.20%     72.34% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      5.01%     77.36% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     77.36% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     77.36% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      3.34%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          7829     13.64%     94.34% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         3249      5.66%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           57401                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2663                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     104136                       # The number of ROB reads
system.cpu08.rob.rob_writes                    146023                       # The number of ROB writes
system.cpu08.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         12163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1004257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     52742                       # Number of Instructions Simulated
system.cpu08.committedOps                       52742                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.951708                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.951708                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.050742                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.050742                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  78511                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 38884                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   221                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  110                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             387                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          23.897846                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              9929                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             496                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           20.018145                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    23.897846                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.186702                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.186702                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           24433                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          24433                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         7257                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          7257                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2625                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2625                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           52                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           29                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         9882                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           9882                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         9882                       # number of overall hits
system.cpu08.dcache.overall_hits::total          9882                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1364                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1364                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          574                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           12                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           19                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1938                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1938                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1938                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1938                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     95935180                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     95935180                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     78211525                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     78211525                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       434240                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       434240                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       180540                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       180540                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       240720                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       240720                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    174146705                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    174146705                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    174146705                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    174146705                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         8621                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         8621                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         3199                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         3199                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        11820                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        11820                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        11820                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        11820                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.158218                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.158218                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.179431                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.179431                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.395833                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.395833                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.163959                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.163959                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.163959                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.163959                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 70333.709677                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 70333.709677                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 136257.012195                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 136257.012195                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 36186.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 36186.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  9502.105263                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  9502.105263                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 89858.980908                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 89858.980908                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 89858.980908                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 89858.980908                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2345                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    22.333333                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          236                       # number of writebacks
system.cpu08.dcache.writebacks::total             236                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          927                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          927                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          421                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            4                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1348                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1348                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1348                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1348                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          437                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          153                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            8                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           19                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          590                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          590                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     28071020                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     28071020                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     19541971                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     19541971                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        96760                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        96760                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       162840                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       162840                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       236000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       236000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     47612991                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     47612991                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     47612991                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     47612991                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.050690                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.050690                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.047827                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.047827                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.395833                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.395833                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.049915                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.049915                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.049915                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.049915                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 64235.743707                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 64235.743707                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 127725.300654                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 127725.300654                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data        12095                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12095                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  8570.526316                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  8570.526316                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 80699.984746                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 80699.984746                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 80699.984746                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 80699.984746                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             196                       # number of replacements
system.cpu08.icache.tags.tagsinuse          88.817055                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             11148                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             644                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           17.310559                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    88.817055                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.173471                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.173471                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           24474                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          24474                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        11148                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         11148                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        11148                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          11148                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        11148                       # number of overall hits
system.cpu08.icache.overall_hits::total         11148                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          767                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          767                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          767                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          767                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          767                       # number of overall misses
system.cpu08.icache.overall_misses::total          767                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     47090258                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     47090258                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     47090258                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     47090258                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     47090258                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     47090258                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        11915                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        11915                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        11915                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        11915                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        11915                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        11915                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.064373                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.064373                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.064373                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.064373                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.064373                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.064373                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 61395.382008                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 61395.382008                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 61395.382008                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 61395.382008                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 61395.382008                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 61395.382008                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          196                       # number of writebacks
system.cpu08.icache.writebacks::total             196                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          123                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          123                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          123                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          644                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          644                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          644                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          644                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          644                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          644                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     33497838                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     33497838                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     33497838                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     33497838                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     33497838                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     33497838                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.054050                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.054050                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.054050                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.054050                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.054050                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.054050                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 52015.276398                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 52015.276398                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 52015.276398                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 52015.276398                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 52015.276398                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 52015.276398                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 15441                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           12124                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             886                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              12678                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  6495                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           51.230478                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1400                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            77                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             77                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      10768                       # DTB read hits
system.cpu09.dtb.read_misses                      354                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  11122                       # DTB read accesses
system.cpu09.dtb.write_hits                      4161                       # DTB write hits
system.cpu09.dtb.write_misses                      27                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  4188                       # DTB write accesses
system.cpu09.dtb.data_hits                      14929                       # DTB hits
system.cpu09.dtb.data_misses                      381                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  15310                       # DTB accesses
system.cpu09.itb.fetch_hits                     13071                       # ITB hits
system.cpu09.itb.fetch_misses                      64                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 13135                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         103170                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             7369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        94571                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     15441                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             7895                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       29294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1985                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        51636                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1957                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   13071                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 381                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            91412                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.034558                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.360258                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  73727     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1125      1.23%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1302      1.42%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   2179      2.38%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   3510      3.84%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    523      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   1860      2.03%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    998      1.09%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   6188      6.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              91412                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.149666                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.916652                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   9342                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               14878                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   13523                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1358                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  675                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1476                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 326                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                84270                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1333                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  675                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  10226                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7206                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         5673                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   13929                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2067                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                81442                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  418                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  636                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  469                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             56644                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              106172                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          93324                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12843                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               41357                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  15287                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          140                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4693                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              11117                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              5113                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             456                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            289                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    71191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               180                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   68099                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             288                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         16624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         7732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        91412                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.744968                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.766616                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             73797     80.73%     80.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2372      2.59%     83.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              3549      3.88%     87.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              2520      2.76%     89.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              2065      2.26%     92.22% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              2156      2.36%     94.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              3382      3.70%     98.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               831      0.91%     99.19% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               740      0.81%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         91412                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1061     48.05%     48.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     48.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     48.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  94      4.26%     52.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     52.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     52.31% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                336     15.22%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     67.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  521     23.60%     91.12% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 196      8.88%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               47215     69.33%     69.34% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                183      0.27%     69.61% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.61% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2928      4.30%     73.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.91% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1933      2.84%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.75% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              11469     16.84%     93.59% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              4367      6.41%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                68099                       # Type of FU issued
system.cpu09.iq.rate                         0.660066                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2208                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.032423                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           206299                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           74446                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        54910                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23807                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13576                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                58043                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12260                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            346                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2666                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1607                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  675                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2165                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1905                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             77532                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             192                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               11117                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               5113                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1887                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          169                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          506                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                675                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               66925                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               11122                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1174                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        6161                       # number of nop insts executed
system.cpu09.iew.exec_refs                      15310                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  12201                       # Number of branches executed
system.cpu09.iew.exec_stores                     4188                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.648687                       # Inst execution rate
system.cpu09.iew.wb_sent                        65957                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       65321                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   38573                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   50293                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.633139                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.766966                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         16917                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             569                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        37231                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.600790                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.683720                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        23985     64.42%     64.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         2493      6.70%     71.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2187      5.87%     76.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          848      2.28%     79.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1242      3.34%     82.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1356      3.64%     86.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          512      1.38%     87.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         1496      4.02%     91.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         3112      8.36%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        37231                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              59599                       # Number of instructions committed
system.cpu09.commit.committedOps                59599                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        11957                       # Number of memory references committed
system.cpu09.commit.loads                        8451                       # Number of loads committed
system.cpu09.commit.membars                        37                       # Number of memory barriers committed
system.cpu09.commit.branches                    10129                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   50057                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                765                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         4856      8.15%      8.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          37835     63.48%     71.63% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.19%     71.82% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      4.83%     76.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     76.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     76.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      3.22%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.87% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          8488     14.24%     94.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         3509      5.89%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           59599                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                3112                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     109556                       # The number of ROB reads
system.cpu09.rob.rob_writes                    155567                       # The number of ROB writes
system.cpu09.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                         11758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1001345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     54747                       # Number of Instructions Simulated
system.cpu09.committedOps                       54747                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.884487                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.884487                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.530648                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.530648                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  82803                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 41747                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   252                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  122                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             460                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          23.163221                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             11084                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             571                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.411559                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    23.163221                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.180963                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.180963                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           27088                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          27088                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         8200                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          8200                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2859                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2859                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           54                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           31                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        11059                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          11059                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        11059                       # number of overall hits
system.cpu09.dcache.overall_hits::total         11059                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1442                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1442                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          594                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          594                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           16                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           19                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2036                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2036                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2036                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2036                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     92211100                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     92211100                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     76361274                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     76361274                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       481440                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       481440                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       133340                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       133340                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       260780                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       260780                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    168572374                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    168572374                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    168572374                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    168572374                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         9642                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         9642                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         3453                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3453                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        13095                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        13095                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        13095                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        13095                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.149554                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.149554                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.172024                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.172024                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.380000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.380000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.155479                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.155479                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.155479                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.155479                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 63946.671290                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 63946.671290                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 128554.333333                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 128554.333333                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        30090                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        30090                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  7017.894737                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  7017.894737                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 82795.861493                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 82795.861493                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 82795.861493                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 82795.861493                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2245                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    18.865546                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          272                       # number of writebacks
system.cpu09.dcache.writebacks::total             272                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          936                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          936                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          418                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          418                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1354                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1354                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1354                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1354                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          506                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          506                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          176                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           12                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           18                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          682                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          682                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          682                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          682                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     27840920                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     27840920                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     19873544                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     19873544                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       130980                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       130980                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       115640                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       115640                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       257240                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       257240                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     47714464                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     47714464                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     47714464                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     47714464                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.052479                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.052479                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.050970                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.050970                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.171429                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.171429                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.052081                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.052081                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.052081                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.052081                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 55021.581028                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 55021.581028                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 112917.863636                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 112917.863636                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data        10915                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10915                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  6424.444444                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  6424.444444                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 69962.557185                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 69962.557185                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 69962.557185                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 69962.557185                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             241                       # number of replacements
system.cpu09.icache.tags.tagsinuse          83.058260                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             12270                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             675                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           18.177778                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    83.058260                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.162223                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.162223                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           26811                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          26811                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        12270                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         12270                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        12270                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          12270                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        12270                       # number of overall hits
system.cpu09.icache.overall_hits::total         12270                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          798                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          798                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          798                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          798                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          798                       # number of overall misses
system.cpu09.icache.overall_misses::total          798                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     43658819                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     43658819                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     43658819                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     43658819                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     43658819                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     43658819                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        13068                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        13068                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        13068                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        13068                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        13068                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        13068                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.061065                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.061065                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.061065                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.061065                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.061065                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.061065                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 54710.299499                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 54710.299499                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 54710.299499                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 54710.299499                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 54710.299499                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 54710.299499                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          241                       # number of writebacks
system.cpu09.icache.writebacks::total             241                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          123                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          123                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          123                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          675                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          675                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          675                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     31865899                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     31865899                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     31865899                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     31865899                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     31865899                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     31865899                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.051653                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.051653                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.051653                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.051653                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.051653                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.051653                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 47208.739259                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 47208.739259                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 47208.739259                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 47208.739259                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 47208.739259                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 47208.739259                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 33016                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           25626                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1364                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              25279                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 16756                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           66.284268                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  3226                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           128                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      26918                       # DTB read hits
system.cpu10.dtb.read_misses                      428                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  27346                       # DTB read accesses
system.cpu10.dtb.write_hits                      8403                       # DTB write hits
system.cpu10.dtb.write_misses                      34                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  8437                       # DTB write accesses
system.cpu10.dtb.data_hits                      35321                       # DTB hits
system.cpu10.dtb.data_misses                      462                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  35783                       # DTB accesses
system.cpu10.itb.fetch_hits                     30655                       # ITB hits
system.cpu10.itb.fetch_misses                      79                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 30734                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         128194                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       187667                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     33016                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            19993                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       53066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3009                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        50700                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2352                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   30655                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 560                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           118708                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.580913                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.630704                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  81049     68.28%     68.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1843      1.55%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2627      2.21%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   6381      5.38%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   9057      7.63%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1283      1.08%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   5945      5.01%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1070      0.90%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   9453      7.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             118708                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.257547                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.463930                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13101                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               21452                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   30287                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2156                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1012                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               3464                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 509                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               172211                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2110                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1012                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  14533                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7422                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        11374                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   30911                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2756                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               167796                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 281                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  364                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1097                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  378                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            111244                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              200028                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         187246                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               88665                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  22579                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              405                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          378                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    7137                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              27829                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             10022                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            2163                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1358                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   143665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               683                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  138683                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             398                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         25159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        12111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       118708                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.168270                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.047524                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             81398     68.57%     68.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              4738      3.99%     72.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              8098      6.82%     79.38% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              7270      6.12%     85.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3878      3.27%     88.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3456      2.91%     91.69% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              7094      5.98%     97.66% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1625      1.37%     99.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1151      0.97%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        118708                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1363     37.16%     37.16% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     37.16% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     37.16% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  73      1.99%     39.15% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     39.15% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     39.15% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                326      8.89%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     48.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1169     31.87%     79.91% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 737     20.09%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               96790     69.79%     69.80% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                190      0.14%     69.93% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     69.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2921      2.11%     72.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1927      1.39%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.43% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              28024     20.21%     93.64% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              8827      6.36%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               138683                       # Type of FU issued
system.cpu10.iq.rate                         1.081821                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3668                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.026449                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           376249                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          155962                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       124410                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23891                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13590                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10381                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               130068                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12279                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1143                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4393                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2904                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1012                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3330                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1395                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            161989                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             311                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               27829                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              10022                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              350                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1369                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          303                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          710                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1013                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              136890                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               27346                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1793                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       17641                       # number of nop insts executed
system.cpu10.iew.exec_refs                      35783                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  27876                       # Number of branches executed
system.cpu10.iew.exec_stores                     8437                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.067835                       # Inst execution rate
system.cpu10.iew.wb_sent                       135649                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      134791                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   77859                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   95068                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.051461                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.818982                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         26091                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           524                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             872                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        64123                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.097422                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.911026                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        33949     52.94%     52.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         7495     11.69%     64.63% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3332      5.20%     69.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1679      2.62%     72.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1741      2.72%     75.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         4567      7.12%     82.28% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          594      0.93%     83.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         4194      6.54%     89.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         6572     10.25%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        64123                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             134493                       # Number of instructions committed
system.cpu10.commit.committedOps               134493                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        30554                       # Number of memory references committed
system.cpu10.commit.loads                       23436                       # Number of loads committed
system.cpu10.commit.membars                       245                       # Number of memory barriers committed
system.cpu10.commit.branches                    24889                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  114164                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               2167                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        15308     11.38%     11.38% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          83457     62.05%     73.44% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.09%     73.52% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.14%     75.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.43%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         23681     17.61%     94.70% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         7134      5.30%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          134493                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                6572                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     216848                       # The number of ROB reads
system.cpu10.rob.rob_writes                    325046                       # The number of ROB writes
system.cpu10.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          9486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     976321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    119189                       # Number of Instructions Simulated
system.cpu10.committedOps                      119189                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.075552                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.075552                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.929755                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.929755                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 170355                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 93167                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11117                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8141                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   802                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  358                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             784                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          21.161059                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             29018                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             893                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           32.494961                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    21.161059                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.165321                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.165321                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           65385                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          65385                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        22728                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         22728                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         6101                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         6101                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          137                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          106                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          106                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        28829                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          28829                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        28829                       # number of overall hits
system.cpu10.dcache.overall_hits::total         28829                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2066                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2066                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          849                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          849                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           54                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           62                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2915                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2915                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2915                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2915                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    101190900                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    101190900                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     83648958                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     83648958                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       594720                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       594720                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       935740                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       935740                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    184839858                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    184839858                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    184839858                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    184839858                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        24794                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        24794                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         6950                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         6950                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        31744                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        31744                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        31744                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        31744                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.083327                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.083327                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.122158                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.122158                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.282723                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.282723                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.369048                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.369048                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.091828                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.091828                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.091828                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.091828                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 48979.138432                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 48979.138432                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 98526.452297                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 98526.452297                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 11013.333333                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 11013.333333                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 15092.580645                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 15092.580645                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 63409.899828                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 63409.899828                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 63409.899828                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 63409.899828                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2440                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.677966                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          321                       # number of writebacks
system.cpu10.dcache.writebacks::total             321                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1095                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1095                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          550                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          550                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1645                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1645                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1645                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1645                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          971                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          971                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          299                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          299                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           45                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           62                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1270                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1270                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1270                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1270                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     32885420                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     32885420                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     21145586                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     21145586                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       371700                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       371700                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       862580                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       862580                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     54031006                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     54031006                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     54031006                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     54031006                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.039163                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.039163                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.043022                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.043022                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.235602                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.235602                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.369048                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.369048                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.040008                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.040008                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.040008                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.040008                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 33867.579815                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 33867.579815                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 70721.023411                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 70721.023411                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8260                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8260                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 13912.580645                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 13912.580645                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 42544.099213                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 42544.099213                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 42544.099213                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 42544.099213                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             564                       # number of replacements
system.cpu10.icache.tags.tagsinuse          83.210701                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             29427                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1044                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           28.186782                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    83.210701                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.162521                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.162521                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           62350                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          62350                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        29427                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         29427                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        29427                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          29427                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        29427                       # number of overall hits
system.cpu10.icache.overall_hits::total         29427                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1226                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1226                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1226                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1226                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1226                       # number of overall misses
system.cpu10.icache.overall_misses::total         1226                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     42766739                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     42766739                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     42766739                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     42766739                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     42766739                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     42766739                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        30653                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        30653                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        30653                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        30653                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        30653                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        30653                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.039996                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.039996                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.039996                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.039996                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.039996                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.039996                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 34883.147635                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34883.147635                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 34883.147635                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34883.147635                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 34883.147635                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34883.147635                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          564                       # number of writebacks
system.cpu10.icache.writebacks::total             564                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          182                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          182                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          182                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1044                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1044                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1044                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1044                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1044                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     32166799                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     32166799                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     32166799                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     32166799                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     32166799                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     32166799                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.034059                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.034059                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.034059                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.034059                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.034059                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.034059                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 30811.110153                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 30811.110153                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 30811.110153                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 30811.110153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 30811.110153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 30811.110153                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 43638                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           32272                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1640                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              29771                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 22128                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           74.327366                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  5078                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           142                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      35904                       # DTB read hits
system.cpu11.dtb.read_misses                      429                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  36333                       # DTB read accesses
system.cpu11.dtb.write_hits                     12286                       # DTB write hits
system.cpu11.dtb.write_misses                      47                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 12333                       # DTB write accesses
system.cpu11.dtb.data_hits                      48190                       # DTB hits
system.cpu11.dtb.data_misses                      476                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  48666                       # DTB accesses
system.cpu11.itb.fetch_hits                     39159                       # ITB hits
system.cpu11.itb.fetch_misses                      77                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 39236                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         147906                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       248881                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     43638                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            27228                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       75972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3589                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        49588                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2009                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   39159                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 595                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           140977                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.765401                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.732275                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  91089     64.61%     64.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2621      1.86%     66.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   4231      3.00%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7112      5.04%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  12369      8.77%     83.29% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1860      1.32%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   6740      4.78%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2394      1.70%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  12561      8.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             140977                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.295039                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.682697                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  14004                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               33880                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   39393                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2886                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1226                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               5466                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 588                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               228955                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2543                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1226                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  15959                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8701                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        21234                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   40204                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                4065                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               223153                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  738                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1705                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  513                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            147306                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              265900                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         253098                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12795                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              118196                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  29110                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              701                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          672                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   10039                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              37609                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             14558                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            4180                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           3066                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   190650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1268                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  183358                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             471                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         33100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        16411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          277                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       140977                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.300624                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.103146                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             90951     64.51%     64.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              7329      5.20%     69.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9892      7.02%     76.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              9273      6.58%     83.31% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              6090      4.32%     87.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              5519      3.91%     91.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8451      5.99%     97.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              2011      1.43%     98.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1461      1.04%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        140977                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1361     26.79%     26.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     26.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     26.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  76      1.50%     28.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                321      6.32%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     34.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 2009     39.54%     74.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1314     25.86%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              128215     69.93%     69.93% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                189      0.10%     70.03% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2930      1.60%     71.63% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     71.63% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     71.63% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1936      1.06%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.69% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              37296     20.34%     93.03% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             12788      6.97%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               183358                       # Type of FU issued
system.cpu11.iq.rate                         1.239693                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      5081                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.027711                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           489714                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          211478                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       168740                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23531                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13596                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               176344                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12091                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1750                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5863                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4112                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1226                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4774                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1136                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            215965                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             309                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               37609                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              14558                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              643                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1086                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          375                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          878                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1253                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              181233                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               36333                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2125                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       24047                       # number of nop insts executed
system.cpu11.iew.exec_refs                      48666                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  36662                       # Number of branches executed
system.cpu11.iew.exec_stores                    12333                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.225326                       # Inst execution rate
system.cpu11.iew.wb_sent                       180176                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      179158                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  100945                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  125276                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.211296                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.805781                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         34321                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           991                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1072                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        86377                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.079188                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.896541                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        45691     52.90%     52.90% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         9880     11.44%     64.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4939      5.72%     70.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2333      2.70%     72.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         3388      3.92%     76.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5005      5.79%     82.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         1065      1.23%     83.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         4738      5.49%     89.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         9338     10.81%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        86377                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             179594                       # Number of instructions committed
system.cpu11.commit.committedOps               179594                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        42192                       # Number of memory references committed
system.cpu11.commit.loads                       31746                       # Number of loads committed
system.cpu11.commit.membars                       483                       # Number of memory barriers committed
system.cpu11.commit.branches                    32828                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  153376                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               3643                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        20780     11.57%     11.57% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         111210     61.92%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.06%     73.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.60%     75.16% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.07%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         32229     17.95%     94.17% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        10462      5.83%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          179594                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                9338                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     289602                       # The number of ROB reads
system.cpu11.rob.rob_writes                    432842                       # The number of ROB writes
system.cpu11.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     956609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    158818                       # Number of Instructions Simulated
system.cpu11.committedOps                      158818                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.931292                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.931292                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.073777                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.073777                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 230536                       # number of integer regfile reads
system.cpu11.int_regfile_writes                126797                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1152                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  529                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1122                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          20.146671                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             39815                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1239                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           32.134786                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    20.146671                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.157396                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.157396                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           89743                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          89743                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        30581                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         30581                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         9172                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         9172                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          220                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          220                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          170                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        39753                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          39753                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        39753                       # number of overall hits
system.cpu11.dcache.overall_hits::total         39753                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2723                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2723                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1026                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1026                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           66                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           74                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3749                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3749                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3749                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3749                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    115868920                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    115868920                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     87291618                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     87291618                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       910960                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       910960                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       783520                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       783520                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       214760                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       214760                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    203160538                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    203160538                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    203160538                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    203160538                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        33304                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        33304                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        10198                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        10198                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          244                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          244                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        43502                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        43502                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        43502                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        43502                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.081762                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.081762                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.100608                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.100608                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.303279                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.303279                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.086180                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.086180                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.086180                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.086180                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 42551.935365                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 42551.935365                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 85079.549708                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 85079.549708                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 13802.424242                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 13802.424242                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10588.108108                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10588.108108                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 54190.594292                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 54190.594292                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 54190.594292                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 54190.594292                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         1952                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.520000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          395                       # number of writebacks
system.cpu11.dcache.writebacks::total             395                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1269                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1269                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          569                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          569                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           12                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1838                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1838                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1838                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1838                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1454                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1454                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          457                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          457                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           54                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           72                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1911                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1911                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1911                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1911                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     38476260                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     38476260                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     25784164                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     25784164                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       409460                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       409460                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       700920                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       700920                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       212400                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       212400                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     64260424                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     64260424                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     64260424                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     64260424                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.043658                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.043658                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.044813                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.044813                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.188811                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.188811                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.295082                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.295082                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.043929                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.043929                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.043929                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.043929                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 26462.352132                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 26462.352132                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 56420.490153                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 56420.490153                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7582.592593                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7582.592593                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9735                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9735                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 33626.595500                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 33626.595500                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 33626.595500                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 33626.595500                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             703                       # number of replacements
system.cpu11.icache.tags.tagsinuse          78.141117                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             37780                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1189                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           31.774601                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    78.141117                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.152619                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.152619                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           79501                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          79501                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        37780                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         37780                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        37780                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          37780                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        37780                       # number of overall hits
system.cpu11.icache.overall_hits::total         37780                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1376                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1376                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1376                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1376                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1376                       # number of overall misses
system.cpu11.icache.overall_misses::total         1376                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     36930458                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     36930458                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     36930458                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     36930458                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     36930458                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     36930458                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        39156                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        39156                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        39156                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        39156                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        39156                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        39156                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.035141                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.035141                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.035141                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.035141                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.035141                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.035141                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 26838.995640                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 26838.995640                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 26838.995640                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 26838.995640                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 26838.995640                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 26838.995640                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          703                       # number of writebacks
system.cpu11.icache.writebacks::total             703                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          187                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          187                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          187                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1189                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1189                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1189                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1189                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1189                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1189                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     28703498                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     28703498                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     28703498                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     28703498                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     28703498                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     28703498                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030366                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030366                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030366                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030366                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030366                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030366                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24140.873003                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24140.873003                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24140.873003                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24140.873003                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24140.873003                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24140.873003                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7701                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5986                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             738                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               6257                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2016                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           32.219914                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   634                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           108                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6373                       # DTB read hits
system.cpu12.dtb.read_misses                      349                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6722                       # DTB read accesses
system.cpu12.dtb.write_hits                      3381                       # DTB write hits
system.cpu12.dtb.write_misses                      35                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3416                       # DTB write accesses
system.cpu12.dtb.data_hits                       9754                       # DTB hits
system.cpu12.dtb.data_misses                      384                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  10138                       # DTB accesses
system.cpu12.itb.fetch_hits                      6520                       # ITB hits
system.cpu12.itb.fetch_misses                      86                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6606                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          86881                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             5806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        58220                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7701                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2653                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       19147                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1667                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        50399                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2749                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    6520                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 329                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            78979                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.737158                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.154186                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  69303     87.75%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    629      0.80%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    611      0.77%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    795      1.01%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1187      1.50%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    346      0.44%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    502      0.64%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    354      0.45%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   5252      6.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              78979                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.088638                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.670112                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8308                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               12145                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    6397                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1161                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  569                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                698                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 273                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                49888                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1100                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  569                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   9005                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  5651                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         4363                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6792                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2200                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                47759                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 263                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  822                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1101                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  287                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             35343                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               67859                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          55019                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12831                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  12282                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4068                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6715                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              4145                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             287                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            280                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    43027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   40261                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             235                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         13111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         6664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        78979                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.509768                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.553495                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             68954     87.31%     87.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1856      2.35%     89.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1412      1.79%     91.44% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1084      1.37%     92.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1424      1.80%     94.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               978      1.24%     95.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1831      2.32%     98.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               763      0.97%     99.14% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               677      0.86%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         78979                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   977     50.75%     50.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     50.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     50.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  71      3.69%     54.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     54.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     54.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                335     17.40%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     71.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  412     21.40%     93.25% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 130      6.75%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               24704     61.36%     61.37% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                188      0.47%     61.84% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.84% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2938      7.30%     69.13% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 2      0.00%     69.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.14% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1929      4.79%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.93% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6982     17.34%     91.27% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3514      8.73%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                40261                       # Type of FU issued
system.cpu12.iq.rate                         0.463404                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1925                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.047813                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           138150                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           42662                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        27566                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23511                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13615                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                30100                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12082                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            222                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1973                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1191                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          683                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  569                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  1790                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1524                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             44619                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6715                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               4145                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1503                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          428                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                553                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               39378                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6722                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             883                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1479                       # number of nop insts executed
system.cpu12.iew.exec_refs                      10138                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   5211                       # Number of branches executed
system.cpu12.iew.exec_stores                     3416                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.453241                       # Inst execution rate
system.cpu12.iew.wb_sent                        38573                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       37984                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   22433                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   31863                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.437196                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.704045                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         13003                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             474                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        26557                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.164627                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.460765                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        19985     75.25%     75.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          958      3.61%     78.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1252      4.71%     83.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          657      2.47%     86.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          674      2.54%     88.59% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          243      0.92%     89.50% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          221      0.83%     90.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          277      1.04%     91.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2290      8.62%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        26557                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              30929                       # Number of instructions committed
system.cpu12.commit.committedOps                30929                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7696                       # Number of memory references committed
system.cpu12.commit.loads                        4742                       # Number of loads committed
system.cpu12.commit.membars                        21                       # Number of memory barriers committed
system.cpu12.commit.branches                     3733                       # Number of branches committed
system.cpu12.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                250                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          904      2.92%      2.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          17384     56.21%     59.13% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           114      0.37%     59.50% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2887      9.33%     68.83% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            2      0.01%     68.84% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     68.84% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1921      6.21%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           30929                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2290                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      67237                       # The number of ROB reads
system.cpu12.rob.rob_writes                     89876                       # The number of ROB writes
system.cpu12.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1017634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu12.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.893237                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.893237                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.345634                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.345634                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  46430                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 21411                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8186                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   113                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             332                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          18.726906                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6896                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           15.780320                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    18.726906                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.146304                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.146304                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           17485                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          17485                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4423                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4423                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2394                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2394                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           26                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           17                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6817                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6817                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6817                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6817                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1097                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1097                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          535                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          535                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            8                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1632                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1632                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1632                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1632                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    100316520                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    100316520                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     74111017                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     74111017                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        95580                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        95580                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       145140                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       145140                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    174427537                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    174427537                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    174427537                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    174427537                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5520                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5520                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         8449                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         8449                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         8449                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         8449                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.198732                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.198732                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.182656                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.182656                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.193159                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.193159                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.193159                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.193159                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 91446.235187                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 91446.235187                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 138525.265421                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 138525.265421                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        19116                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        19116                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 18142.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 18142.500000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 106879.618260                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 106879.618260                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 106879.618260                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 106879.618260                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2111                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.762887                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          196                       # number of writebacks
system.cpu12.dcache.writebacks::total             196                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          718                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          718                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          405                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1123                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1123                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1123                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1123                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          379                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          130                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            8                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          509                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          509                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          509                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          509                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     27406680                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     27406680                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     17102910                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     17102910                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       135700                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       135700                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     44509590                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     44509590                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     44509590                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     44509590                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.068659                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.068659                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.044384                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.044384                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.060244                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.060244                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.060244                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.060244                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 72313.139842                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 72313.139842                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 131560.846154                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 131560.846154                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         7080                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7080                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 16962.500000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 16962.500000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 87445.166994                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 87445.166994                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 87445.166994                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 87445.166994                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             121                       # number of replacements
system.cpu12.icache.tags.tagsinuse          69.347858                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5870                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           10.576577                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    69.347858                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.135445                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.135445                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           13595                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          13595                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5870                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5870                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5870                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5870                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5870                       # number of overall hits
system.cpu12.icache.overall_hits::total          5870                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          650                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          650                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          650                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          650                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          650                       # number of overall misses
system.cpu12.icache.overall_misses::total          650                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     27518780                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     27518780                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     27518780                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     27518780                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     27518780                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     27518780                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6520                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6520                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6520                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6520                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6520                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6520                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.099693                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.099693                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.099693                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.099693                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.099693                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.099693                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 42336.584615                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 42336.584615                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 42336.584615                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 42336.584615                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 42336.584615                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 42336.584615                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          121                       # number of writebacks
system.cpu12.icache.writebacks::total             121                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           95                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           95                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           95                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          555                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          555                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          555                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     21243540                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     21243540                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     21243540                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     21243540                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     21243540                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     21243540                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.085123                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.085123                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.085123                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.085123                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.085123                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.085123                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 38276.648649                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 38276.648649                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 38276.648649                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 38276.648649                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 38276.648649                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 38276.648649                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 38093                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           25457                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1551                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              24892                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 18582                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           74.650490                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5704                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           106                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      34419                       # DTB read hits
system.cpu13.dtb.read_misses                      435                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  34854                       # DTB read accesses
system.cpu13.dtb.write_hits                     13680                       # DTB write hits
system.cpu13.dtb.write_misses                      32                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 13712                       # DTB write accesses
system.cpu13.dtb.data_hits                      48099                       # DTB hits
system.cpu13.dtb.data_misses                      467                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  48566                       # DTB accesses
system.cpu13.itb.fetch_hits                     34997                       # ITB hits
system.cpu13.itb.fetch_misses                      73                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 35070                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         150665                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            13237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       226285                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     38093                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            24303                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       66149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3437                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        51152                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2125                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   34997                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 579                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           134486                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.682591                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.713335                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  89207     66.33%     66.33% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2866      2.13%     68.46% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   4032      3.00%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5754      4.28%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  10915      8.12%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2328      1.73%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5419      4.03%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1441      1.07%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  12524      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             134486                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.252832                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.501908                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  15262                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               28520                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   35639                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2777                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1136                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               6181                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 599                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               208656                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2631                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1136                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  17140                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8099                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16915                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   36456                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3588                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               203419                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 281                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  680                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1613                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  363                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            134719                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              240346                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         227594                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12746                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              107778                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  26941                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              575                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          548                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8563                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              35603                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             15552                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            4038                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1968                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   173162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1110                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  167453                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             453                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         30020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          178                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       134486                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.245133                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.097117                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             89289     66.39%     66.39% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6833      5.08%     71.47% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8344      6.20%     77.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              8230      6.12%     83.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              6167      4.59%     88.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              5062      3.76%     92.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6454      4.80%     96.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2316      1.72%     98.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1791      1.33%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        134486                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1480     30.03%     30.03% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.03% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.03% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  78      1.58%     31.62% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     31.62% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     31.62% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                314      6.37%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     37.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1723     34.96%     72.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1333     27.05%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              112352     67.09%     67.10% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                181      0.11%     67.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     67.21% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2930      1.75%     68.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     68.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     68.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1932      1.15%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.11% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              35834     21.40%     91.51% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             14220      8.49%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               167453                       # Type of FU issued
system.cpu13.iq.rate                         1.111426                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4928                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.029429                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           451087                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          190973                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       152745                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23686                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13392                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               160195                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12182                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2462                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5024                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3871                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1136                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3670                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1531                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            195959                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             321                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               35603                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              15552                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              530                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1476                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          329                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          795                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1124                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              165291                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               34854                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2162                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       21687                       # number of nop insts executed
system.cpu13.iew.exec_refs                      48566                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  31976                       # Number of branches executed
system.cpu13.iew.exec_stores                    13712                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.097076                       # Inst execution rate
system.cpu13.iew.wb_sent                       164130                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      163142                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   90639                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  115483                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.082813                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.784869                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         31833                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           932                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             969                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        78713                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.068388                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.959515                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        43011     54.64%     54.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7737      9.83%     64.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         5101      6.48%     70.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2424      3.08%     74.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2974      3.78%     77.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3194      4.06%     81.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1015      1.29%     83.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2414      3.07%     86.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        10843     13.78%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        78713                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             162809                       # Number of instructions committed
system.cpu13.commit.committedOps               162809                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        42260                       # Number of memory references committed
system.cpu13.commit.loads                       30579                       # Number of loads committed
system.cpu13.commit.membars                       475                       # Number of memory barriers committed
system.cpu13.commit.branches                    28399                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  138937                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               4378                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        18561     11.40%     11.40% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          96584     59.32%     70.72% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.07%     70.79% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     70.79% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.77%     72.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     72.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     72.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.18%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         31054     19.07%     92.81% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        11699      7.19%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          162809                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               10843                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     261212                       # The number of ROB reads
system.cpu13.rob.rob_writes                    393900                       # The number of ROB writes
system.cpu13.timesIdled                           180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         16179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     953850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    144252                       # Number of Instructions Simulated
system.cpu13.committedOps                      144252                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.044457                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.044457                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.957435                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.957435                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 206736                       # number of integer regfile reads
system.cpu13.int_regfile_writes                114706                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8161                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1237                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  687                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1145                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          17.193405                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             38796                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1262                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           30.741680                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    17.193405                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.134323                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.134323                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           87448                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          87448                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        28515                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         28515                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        10499                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        10499                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          273                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          273                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          236                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          236                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        39014                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          39014                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        39014                       # number of overall hits
system.cpu13.dcache.overall_hits::total         39014                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2377                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2377                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          854                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           77                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           90                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3231                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3231                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3231                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3231                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    106518600                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    106518600                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     80938499                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     80938499                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       824820                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       824820                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1108020                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1108020                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    187457099                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    187457099                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    187457099                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    187457099                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        30892                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        30892                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        11353                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        11353                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          326                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          326                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        42245                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        42245                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        42245                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        42245                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.076945                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.076945                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.075222                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.075222                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.220000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.220000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.276074                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.276074                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.076482                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.076482                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.076482                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.076482                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 44812.200252                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 44812.200252                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 94775.759953                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 94775.759953                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 10711.948052                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 10711.948052                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 12311.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 12311.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 58018.291241                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 58018.291241                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 58018.291241                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 58018.291241                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         1963                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    18.345794                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu13.dcache.writebacks::total             249                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1024                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          518                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          518                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            9                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1542                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1542                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1542                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1542                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1353                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1353                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          336                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          336                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           68                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           90                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           90                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1689                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1689                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1689                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1689                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     33922640                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     33922640                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21113729                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21113729                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       543980                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       543980                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data      1001820                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total      1001820                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     55036369                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     55036369                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     55036369                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     55036369                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.043798                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.043798                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.029596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.029596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.194286                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.194286                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.276074                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.276074                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.039981                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.039981                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.039981                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.039981                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 25072.165558                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 25072.165558                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 62838.479167                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 62838.479167                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7999.705882                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7999.705882                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 11131.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 11131.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 32585.179988                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 32585.179988                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 32585.179988                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 32585.179988                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             764                       # number of replacements
system.cpu13.icache.tags.tagsinuse          67.404790                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             33547                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1227                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           27.340668                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    67.404790                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.131650                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.131650                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           71217                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          71217                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        33547                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33547                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        33547                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33547                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        33547                       # number of overall hits
system.cpu13.icache.overall_hits::total         33547                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1448                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1448                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1448                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1448                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1448                       # number of overall misses
system.cpu13.icache.overall_misses::total         1448                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     60405379                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     60405379                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     60405379                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     60405379                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     60405379                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     60405379                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        34995                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        34995                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        34995                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        34995                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        34995                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        34995                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.041377                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.041377                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.041377                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.041377                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.041377                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.041377                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 41716.421961                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 41716.421961                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 41716.421961                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 41716.421961                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 41716.421961                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 41716.421961                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          764                       # number of writebacks
system.cpu13.icache.writebacks::total             764                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          221                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          221                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          221                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1227                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1227                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1227                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1227                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1227                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1227                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     45532659                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     45532659                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     45532659                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     45532659                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     45532659                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     45532659                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.035062                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.035062                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.035062                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.035062                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.035062                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.035062                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 37108.931540                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 37108.931540                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 37108.931540                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 37108.931540                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 37108.931540                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 37108.931540                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 39044                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           29062                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1594                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              26707                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 19616                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           73.448909                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  4428                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           168                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               16                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            152                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      32046                       # DTB read hits
system.cpu14.dtb.read_misses                      438                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  32484                       # DTB read accesses
system.cpu14.dtb.write_hits                     10788                       # DTB write hits
system.cpu14.dtb.write_misses                      39                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 10827                       # DTB write accesses
system.cpu14.dtb.data_hits                      42834                       # DTB hits
system.cpu14.dtb.data_misses                      477                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  43311                       # DTB accesses
system.cpu14.itb.fetch_hits                     35097                       # ITB hits
system.cpu14.itb.fetch_misses                      83                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 35180                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         142595                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       223599                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     39044                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            24060                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       66705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3509                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        51768                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2376                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   35097                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 617                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           134575                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.661520                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.690400                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  89899     66.80%     66.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2415      1.79%     68.60% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   3718      2.76%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   6428      4.78%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  10818      8.04%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1656      1.23%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   6092      4.53%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   2032      1.51%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  11517      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             134575                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.273810                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.568070                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  14240                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               29536                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   35172                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2663                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1196                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               4733                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 576                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               204890                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2458                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1196                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  16008                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7416                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        18088                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   35962                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                4137                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               199623                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 280                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  486                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 2080                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  375                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            132274                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              238550                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         225746                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12795                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps              104566                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  27708                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              624                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          600                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8932                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              33517                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             12881                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            3588                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2648                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   170727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1117                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  163909                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             466                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         31436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        15510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          272                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       134575                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.217975                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.063182                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             90038     66.91%     66.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              6344      4.71%     71.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              8976      6.67%     78.29% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              8112      6.03%     84.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              5449      4.05%     88.37% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              4885      3.63%     92.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              7626      5.67%     97.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1860      1.38%     99.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1285      0.95%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        134575                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1309     28.55%     28.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     28.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     28.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  79      1.72%     30.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     30.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     30.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                318      6.94%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     37.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1783     38.89%     76.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1096     23.90%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              114224     69.69%     69.69% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                180      0.11%     69.80% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     69.80% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2934      1.79%     71.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     71.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     71.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1937      1.18%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.77% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              33387     20.37%     93.14% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             11241      6.86%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               163909                       # Type of FU issued
system.cpu14.iq.rate                         1.149472                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      4585                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.027973                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           443573                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          189822                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       149257                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23871                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13511                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10435                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               156207                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12283                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1478                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         5704                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3702                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1196                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3920                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 895                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            192909                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             343                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               33517                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              12881                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              569                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 848                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          364                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          854                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1218                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              161879                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               32484                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2030                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       21065                       # number of nop insts executed
system.cpu14.iew.exec_refs                      43311                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  32496                       # Number of branches executed
system.cpu14.iew.exec_stores                    10827                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.135236                       # Inst execution rate
system.cpu14.iew.wb_sent                       160643                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      159692                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   90406                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  112143                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.119899                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.806167                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         32716                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1036                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        78015                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.029751                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.883258                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        42236     54.14%     54.14% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         8672     11.12%     65.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         4288      5.50%     70.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2169      2.78%     73.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2795      3.58%     77.11% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         4444      5.70%     82.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          934      1.20%     84.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4224      5.41%     89.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         8253     10.58%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        78015                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             158351                       # Number of instructions committed
system.cpu14.commit.committedOps               158351                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        36992                       # Number of memory references committed
system.cpu14.commit.loads                       27813                       # Number of loads committed
system.cpu14.commit.membars                       409                       # Number of memory barriers committed
system.cpu14.commit.branches                    28835                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  135079                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               3075                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        17947     11.33%     11.33% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          98060     61.93%     73.26% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           116      0.07%     73.33% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.33% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      1.82%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      1.21%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         28222     17.82%     94.19% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         9196      5.81%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          158351                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                8253                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     259373                       # The number of ROB reads
system.cpu14.rob.rob_writes                    386926                       # The number of ROB writes
system.cpu14.timesIdled                           153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     961920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    140408                       # Number of Instructions Simulated
system.cpu14.committedOps                      140408                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.015576                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.015576                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.984663                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.984663                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 204668                       # number of integer regfile reads
system.cpu14.int_regfile_writes                112252                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11175                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  1047                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  471                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1065                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          15.951291                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             34647                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1175                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           29.486809                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    15.951291                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.124619                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.124619                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           79559                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          79559                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        26939                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         26939                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         7997                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         7997                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          178                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          138                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        34936                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          34936                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        34936                       # number of overall hits
system.cpu14.dcache.overall_hits::total         34936                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2622                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2622                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          963                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          963                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           78                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           78                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3585                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3585                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3585                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3585                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    110569540                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    110569540                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     85475600                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     85475600                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       929840                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       929840                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       741040                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       741040                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       230100                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       230100                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    196045140                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    196045140                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    196045140                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    196045140                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        29561                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        29561                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         8960                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         8960                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        38521                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        38521                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        38521                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        38521                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.088698                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.088698                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.107478                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.107478                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.304688                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.304688                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.361111                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.361111                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.093066                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.093066                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.093066                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.093066                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 42169.923722                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 42169.923722                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 88759.709242                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 88759.709242                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 11921.025641                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 11921.025641                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  9500.512821                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  9500.512821                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 54684.836820                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 54684.836820                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 54684.836820                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 54684.836820                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3185                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             126                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    25.277778                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          405                       # number of writebacks
system.cpu14.dcache.writebacks::total             405                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1293                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1293                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          564                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          564                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            9                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1857                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1857                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1857                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1857                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1329                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1329                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          399                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          399                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           69                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           74                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1728                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1728                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1728                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1728                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     37600700                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     37600700                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     23528010                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     23528010                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       664340                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       664340                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       654900                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       654900                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       228920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       228920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     61128710                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     61128710                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     61128710                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     61128710                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.044958                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.044958                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.044531                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.044531                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.269531                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.269531                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.342593                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.342593                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.044859                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.044859                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.044859                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.044859                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 28292.475546                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 28292.475546                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 58967.443609                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 58967.443609                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9628.115942                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9628.115942                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         8850                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         8850                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 35375.410880                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 35375.410880                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 35375.410880                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 35375.410880                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             701                       # number of replacements
system.cpu14.icache.tags.tagsinuse          65.769618                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             33704                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1198                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           28.133556                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    65.769618                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.128456                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.128456                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           71386                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          71386                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        33704                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         33704                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        33704                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          33704                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        33704                       # number of overall hits
system.cpu14.icache.overall_hits::total         33704                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1390                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1390                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1390                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1390                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1390                       # number of overall misses
system.cpu14.icache.overall_misses::total         1390                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     39715258                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     39715258                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     39715258                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     39715258                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     39715258                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     39715258                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        35094                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        35094                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        35094                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        35094                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        35094                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        35094                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.039608                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.039608                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.039608                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.039608                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.039608                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.039608                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 28572.128058                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 28572.128058                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 28572.128058                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 28572.128058                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 28572.128058                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 28572.128058                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs     5.600000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          701                       # number of writebacks
system.cpu14.icache.writebacks::total             701                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          192                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          192                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          192                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1198                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1198                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1198                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1198                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1198                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1198                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     30972638                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     30972638                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     30972638                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     30972638                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     30972638                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     30972638                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.034137                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.034137                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.034137                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.034137                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.034137                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.034137                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 25853.621035                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 25853.621035                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 25853.621035                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 25853.621035                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 25853.621035                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 25853.621035                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 41239                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           30501                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1569                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              28146                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 21005                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           74.628722                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4793                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           134                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      33841                       # DTB read hits
system.cpu15.dtb.read_misses                      458                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  34299                       # DTB read accesses
system.cpu15.dtb.write_hits                     11533                       # DTB write hits
system.cpu15.dtb.write_misses                      39                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 11572                       # DTB write accesses
system.cpu15.dtb.data_hits                      45374                       # DTB hits
system.cpu15.dtb.data_misses                      497                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  45871                       # DTB accesses
system.cpu15.itb.fetch_hits                     37452                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 37529                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         145011                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       235446                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     41239                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            25811                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       70266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3459                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                234                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        51457                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2214                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   37452                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 578                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           137014                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.718408                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.707535                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  89663     65.44%     65.44% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2640      1.93%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3931      2.87%     70.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6831      4.99%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  11629      8.49%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1820      1.33%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   6534      4.77%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2097      1.53%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11869      8.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             137014                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.284385                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.623642                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13799                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               30538                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   37329                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2705                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1186                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5118                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 557                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               215815                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2442                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1186                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15629                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8456                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        19128                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   38098                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3060                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               210176                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 323                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  413                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  952                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  406                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            138896                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              250018                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         237303                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12708                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              110529                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  28367                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              659                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          637                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    9396                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              35290                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             13656                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3844                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2805                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   179606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1182                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  172650                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             431                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         32273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        15900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          288                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       137014                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.260090                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.085849                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             90043     65.72%     65.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6694      4.89%     70.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              9423      6.88%     77.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              8819      6.44%     83.92% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5679      4.14%     88.06% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              4997      3.65%     91.71% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7972      5.82%     97.53% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1976      1.44%     98.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1411      1.03%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        137014                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1344     28.05%     28.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.04%     28.09% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     28.09% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  76      1.59%     29.67% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                315      6.57%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     36.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1858     38.77%     75.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1197     24.98%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              120361     69.71%     69.72% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                196      0.11%     69.83% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2923      1.69%     71.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1931      1.12%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.64% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              35208     20.39%     93.03% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12027      6.97%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               172650                       # Type of FU issued
system.cpu15.iq.rate                         1.190599                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4792                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.027756                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           463828                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          199755                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       157987                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23709                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13362                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10365                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               165238                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12200                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1648                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5663                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3868                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1186                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4034                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1511                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            203382                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             343                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               35290                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              13656                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              603                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1475                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          351                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          847                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1198                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              170600                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               34299                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2050                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       22594                       # number of nop insts executed
system.cpu15.iew.exec_refs                      45871                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  34415                       # Number of branches executed
system.cpu15.iew.exec_stores                    11572                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.176462                       # Inst execution rate
system.cpu15.iew.wb_sent                       169365                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      168352                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   95079                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  117893                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.160960                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.806486                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         33584                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           894                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1026                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        80678                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.079885                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.904635                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        42863     53.13%     53.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         9112     11.29%     64.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4588      5.69%     70.11% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2187      2.71%     72.82% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3001      3.72%     76.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4716      5.85%     82.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          952      1.18%     83.57% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4416      5.47%     89.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         8843     10.96%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        80678                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             167801                       # Number of instructions committed
system.cpu15.commit.committedOps               167801                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        39415                       # Number of memory references committed
system.cpu15.commit.loads                       29627                       # Number of loads committed
system.cpu15.commit.membars                       446                       # Number of memory barriers committed
system.cpu15.commit.branches                    30627                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  143158                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3355                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        19290     11.50%     11.50% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         103724     61.81%     73.31% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.07%     73.38% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.38% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.72%     75.09% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.14%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         30073     17.92%     94.16% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         9801      5.84%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          167801                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                8843                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     271764                       # The number of ROB reads
system.cpu15.rob.rob_writes                    407642                       # The number of ROB writes
system.cpu15.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     959504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    148515                       # Number of Instructions Simulated
system.cpu15.committedOps                      148515                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.976406                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.976406                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.024164                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.024164                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 215880                       # number of integer regfile reads
system.cpu15.int_regfile_writes                118670                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11104                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1083                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  499                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1079                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          14.635597                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             36922                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1189                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           31.052986                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    14.635597                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.114341                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.114341                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           84039                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          84039                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        28636                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         28636                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8573                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8573                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          201                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          201                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          156                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        37209                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          37209                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        37209                       # number of overall hits
system.cpu15.dcache.overall_hits::total         37209                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2528                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2528                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          983                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          983                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           70                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           75                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3511                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3511                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3511                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3511                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    101701840                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    101701840                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     92009256                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     92009256                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       992380                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       992380                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       866120                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       866120                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       221840                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       221840                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    193711096                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    193711096                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    193711096                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    193711096                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        31164                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        31164                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9556                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9556                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          231                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          231                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        40720                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        40720                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        40720                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        40720                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.081119                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.081119                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.102867                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.102867                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.258303                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.258303                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.324675                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.324675                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.086223                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.086223                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.086223                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.086223                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 40230.158228                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 40230.158228                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 93600.463886                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 93600.463886                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 14176.857143                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 14176.857143                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11548.266667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11548.266667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 55172.627741                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 55172.627741                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 55172.627741                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 55172.627741                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2413                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.277311                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          412                       # number of writebacks
system.cpu15.dcache.writebacks::total             412                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1153                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1153                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          572                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          572                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           16                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1725                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1725                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1725                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1725                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1375                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1375                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          411                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          411                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           54                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           74                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1786                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1786                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1786                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1786                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     36640180                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     36640180                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     24605351                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     24605351                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       486160                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       486160                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       781160                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       781160                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       219480                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       219480                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     61245531                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     61245531                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     61245531                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     61245531                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.044121                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.044121                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.043010                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.043010                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.199262                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.199262                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.320346                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.320346                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.043861                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.043861                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.043861                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.043861                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 26647.403636                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 26647.403636                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 59867.034063                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 59867.034063                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  9002.962963                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9002.962963                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 10556.216216                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 10556.216216                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 34292.010638                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 34292.010638                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 34292.010638                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 34292.010638                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             663                       # number of replacements
system.cpu15.icache.tags.tagsinuse          59.988138                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             36135                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1147                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           31.503923                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    59.988138                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.117164                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.117164                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           76049                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          76049                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        36135                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         36135                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        36135                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          36135                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        36135                       # number of overall hits
system.cpu15.icache.overall_hits::total         36135                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1316                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1316                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1316                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1316                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1316                       # number of overall misses
system.cpu15.icache.overall_misses::total         1316                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     37728139                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     37728139                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     37728139                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     37728139                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     37728139                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     37728139                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        37451                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        37451                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        37451                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        37451                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        37451                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        37451                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.035139                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.035139                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.035139                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.035139                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.035139                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.035139                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28668.798632                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28668.798632                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28668.798632                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28668.798632                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28668.798632                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28668.798632                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          663                       # number of writebacks
system.cpu15.icache.writebacks::total             663                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          169                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          169                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          169                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1147                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1147                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1147                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1147                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1147                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1147                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     29511799                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     29511799                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     29511799                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     29511799                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     29511799                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     29511799                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.030627                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.030627                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.030627                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.030627                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.030627                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.030627                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25729.554490                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25729.554490                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25729.554490                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25729.554490                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25729.554490                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25729.554490                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1672                       # number of replacements
system.l2.tags.tagsinuse                  4086.681034                       # Cycle average of tags in use
system.l2.tags.total_refs                       43792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.770890                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2241.247970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1210.241483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      478.101340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.691974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.605977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.642388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.557895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.216476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        6.277536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.834185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.969762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.251423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.845850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.713492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.459175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        2.895454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.187598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        6.817260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.024892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        3.284425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.908602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.792525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.532508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.342813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.482387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.625266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.605882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        6.632513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.131141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.778844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.076891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.160973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.744135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.136795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.249431                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1858                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.458191                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    547234                       # Number of tag accesses
system.l2.tags.data_accesses                   547234                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13119                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13119                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6716                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  184                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2306                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          1017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          1139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17698                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10709                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5872                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 891                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 553                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 557                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 248                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 836                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 577                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 427                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 227                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 405                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                1017                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 464                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 607                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 482                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 541                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 586                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 353                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 475                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 715                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 518                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 276                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1099                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 558                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1139                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 700                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 711                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30713                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5872                       # number of overall hits
system.l2.overall_hits::cpu00.data               6177                       # number of overall hits
system.l2.overall_hits::cpu01.inst                891                       # number of overall hits
system.l2.overall_hits::cpu01.data                553                       # number of overall hits
system.l2.overall_hits::cpu02.inst                557                       # number of overall hits
system.l2.overall_hits::cpu02.data                248                       # number of overall hits
system.l2.overall_hits::cpu03.inst                836                       # number of overall hits
system.l2.overall_hits::cpu03.data                577                       # number of overall hits
system.l2.overall_hits::cpu04.inst                427                       # number of overall hits
system.l2.overall_hits::cpu04.data                227                       # number of overall hits
system.l2.overall_hits::cpu05.inst                405                       # number of overall hits
system.l2.overall_hits::cpu05.data                208                       # number of overall hits
system.l2.overall_hits::cpu06.inst               1017                       # number of overall hits
system.l2.overall_hits::cpu06.data                464                       # number of overall hits
system.l2.overall_hits::cpu07.inst                607                       # number of overall hits
system.l2.overall_hits::cpu07.data                482                       # number of overall hits
system.l2.overall_hits::cpu08.inst                541                       # number of overall hits
system.l2.overall_hits::cpu08.data                291                       # number of overall hits
system.l2.overall_hits::cpu09.inst                586                       # number of overall hits
system.l2.overall_hits::cpu09.data                353                       # number of overall hits
system.l2.overall_hits::cpu10.inst                963                       # number of overall hits
system.l2.overall_hits::cpu10.data                475                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1137                       # number of overall hits
system.l2.overall_hits::cpu11.data                715                       # number of overall hits
system.l2.overall_hits::cpu12.inst                518                       # number of overall hits
system.l2.overall_hits::cpu12.data                276                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1099                       # number of overall hits
system.l2.overall_hits::cpu13.data                558                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1139                       # number of overall hits
system.l2.overall_hits::cpu14.data                700                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1103                       # number of overall hits
system.l2.overall_hits::cpu15.data                711                       # number of overall hits
system.l2.overall_hits::total                   30713                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           197                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data           153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data           105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           119                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1269                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               92                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             64                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5923                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst          103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3158                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           71                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1550                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1970                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5933                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               128                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10631                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1970                       # number of overall misses
system.l2.overall_misses::cpu00.data             5933                       # number of overall misses
system.l2.overall_misses::cpu01.inst              230                       # number of overall misses
system.l2.overall_misses::cpu01.data              108                       # number of overall misses
system.l2.overall_misses::cpu02.inst               72                       # number of overall misses
system.l2.overall_misses::cpu02.data               86                       # number of overall misses
system.l2.overall_misses::cpu03.inst               69                       # number of overall misses
system.l2.overall_misses::cpu03.data              134                       # number of overall misses
system.l2.overall_misses::cpu04.inst               39                       # number of overall misses
system.l2.overall_misses::cpu04.data               95                       # number of overall misses
system.l2.overall_misses::cpu05.inst               30                       # number of overall misses
system.l2.overall_misses::cpu05.data               86                       # number of overall misses
system.l2.overall_misses::cpu06.inst               72                       # number of overall misses
system.l2.overall_misses::cpu06.data              113                       # number of overall misses
system.l2.overall_misses::cpu07.inst               83                       # number of overall misses
system.l2.overall_misses::cpu07.data              113                       # number of overall misses
system.l2.overall_misses::cpu08.inst              103                       # number of overall misses
system.l2.overall_misses::cpu08.data               98                       # number of overall misses
system.l2.overall_misses::cpu09.inst               89                       # number of overall misses
system.l2.overall_misses::cpu09.data               97                       # number of overall misses
system.l2.overall_misses::cpu10.inst               81                       # number of overall misses
system.l2.overall_misses::cpu10.data               92                       # number of overall misses
system.l2.overall_misses::cpu11.inst               52                       # number of overall misses
system.l2.overall_misses::cpu11.data              113                       # number of overall misses
system.l2.overall_misses::cpu12.inst               37                       # number of overall misses
system.l2.overall_misses::cpu12.data               90                       # number of overall misses
system.l2.overall_misses::cpu13.inst              128                       # number of overall misses
system.l2.overall_misses::cpu13.data              100                       # number of overall misses
system.l2.overall_misses::cpu14.inst               59                       # number of overall misses
system.l2.overall_misses::cpu14.data              113                       # number of overall misses
system.l2.overall_misses::cpu15.inst               44                       # number of overall misses
system.l2.overall_misses::cpu15.data              102                       # number of overall misses
system.l2.overall_misses::total                 10631                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       162840                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        80240                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        18880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        38940                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        80240                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        93220                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        40120                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        57820                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        57820                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data       135700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        37760                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        56640                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data       126260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        80240                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1184720                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        61360                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        21240                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        38940                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        18880                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        42480                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        41300                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        20060                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        60180                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       364620                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1127329520                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11333900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9601660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9640600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9373920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11632440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11002320                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11908560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11588780                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11168700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     12382920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9598120                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11317099                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11659580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11573440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1293088559                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    433918739                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     48938140                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     14270920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     12687360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      6518320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      5132319                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     13303320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     15685740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     21164480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     18441040                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     15548860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9492179                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6927780                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     26362380                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     10411140                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      8302480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    667105197                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    182693500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     12598860                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      9089540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     15458000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     10516160                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9199280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12366400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10291960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8685980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8950300                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8504260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11096720                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9411680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10500820                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     12200020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      8655300                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    340218780                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    433918739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1310023020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     48938140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     23932760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     14270920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     18691200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     12687360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     27435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      6518320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     20156760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      5132319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     18573200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     13303320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23998840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     15685740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     21294280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     21164480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20594540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     18441040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20539080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     15548860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19672960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9492179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     23479640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6927780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19009800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     26362380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21817919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     10411140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     23859600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      8302480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     20228740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2300412536                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    433918739                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1310023020                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     48938140                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     23932760                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     14270920                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     18691200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     12687360                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     27435000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      6518320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     20156760                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      5132319                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     18573200                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     13303320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23998840                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     15685740                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     21294280                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     21164480                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20594540                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     18441040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20539080                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     15548860                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19672960                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9492179                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     23479640                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6927780                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19009800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     26362380                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21817919                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     10411140                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     23859600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      8302480                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     20228740                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2300412536                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6716                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data          122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1453                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7842                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12110                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1121                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             629                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             334                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             711                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             294                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             577                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             690                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             595                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             644                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             675                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             450                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             567                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             828                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             366                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1227                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             658                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             813                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             813                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41344                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7842                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12110                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1121                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            629                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            334                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            711                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            294                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            577                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            690                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            595                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            644                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            675                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            450                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            567                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            828                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            366                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1227                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            658                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            813                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            813                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41344                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.971014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.933962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.850000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.942584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.815385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.874286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.835821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.860656                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.873365                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.798718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.326923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.517647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.411765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.528090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.478261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.474576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.418301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.547170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.447154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.448276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.407895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.552941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.422764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.408451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.443662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.719772                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.251211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.205174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.114467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.076243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.083691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.068966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.066116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.120290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.159938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.131852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.077586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.043734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.066667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.104319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.049249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.038361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.151419                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.144507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.112871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.168675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.127240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.206009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.207921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.124183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.110860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.141343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.128440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.088692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.075444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.153025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.089720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.081967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.058122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126438                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.251211                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.489926                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.205174                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.163389                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.114467                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.257485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.076243                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.188467                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.083691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.295031                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.068966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.292517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.066116                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.195841                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.120290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.189916                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.159938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.251928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.131852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.215556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.077586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.162257                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.043734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.136473                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.066667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.245902                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.104319                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.151976                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.049249                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.138991                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.038361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.125461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257135                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.251211                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.489926                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.205174                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.163389                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.114467                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.257485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.076243                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.188467                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.083691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.295031                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.068966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.292517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.066116                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.195841                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.120290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.189916                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.159938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.251928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.131852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.215556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.077586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.162257                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.043734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.136473                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.066667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.245902                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.104319                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.151976                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.049249                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.138991                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.038361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.125461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257135                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        20355                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1404.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   220.149254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   405.252525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        18880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  1573.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   473.197970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 13373.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        11564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  1090.943396                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   886.928105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data         4720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data  1011.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  1202.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   674.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   933.585500                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data        10030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data         6136                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data        20060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  1633.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data        20060                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data        19470                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data        18880                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data         3540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  2294.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data         4012                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  4629.230769                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3963.260870                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 220742.024672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 222233.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 218219.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 190111.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 205119.148936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 213043.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 207722.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 171911.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       205320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 210705.090909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 214782.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 199724.516129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 204215.319149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 217636.519231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 201027.241379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 183705.396825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 218316.488097                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220263.319289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 212774.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 198207.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 183874.782609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 167136.410256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 171077.300000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 184768.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 188984.819277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 205480.388350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 207202.696629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 191961.234568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 182541.903846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 187237.297297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 205956.093750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst       176460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 188692.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 211242.937619                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221178.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221032.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216417.619048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217718.309859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 219086.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 219030.476190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216954.385965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data       210040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 217149.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 213102.380952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 212606.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217582.745098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 218876.279070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 218767.083333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221818.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221930.769231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219495.987097                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220263.319289                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 220802.801281                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 212774.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 221599.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 198207.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 217339.534884                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 183874.782609                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 204738.805970                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 167136.410256                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 212176.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 171077.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 215967.441860                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 184768.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 212379.115044                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 188984.819277                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 188444.955752                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 205480.388350                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 210148.367347                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 207202.696629                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 211743.092784                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 191961.234568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213836.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 182541.903846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 207784.424779                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 187237.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       211220                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 205956.093750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218179.190000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       176460                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 211146.902655                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 188692.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 198320.980392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216387.220017                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220263.319289                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 220802.801281                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 212774.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 221599.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 198207.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 217339.534884                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 183874.782609                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 204738.805970                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 167136.410256                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 212176.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 171077.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 215967.441860                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 184768.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 212379.115044                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 188984.819277                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 188444.955752                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 205480.388350                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 210148.367347                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 207202.696629                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 211743.092784                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 191961.234568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213836.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 182541.903846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 207784.424779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 187237.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       211220                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 205956.093750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218179.190000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       176460                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 211146.902655                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 188692.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 198320.980392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216387.220017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 46                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5909                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         7                       # number of cycles access was blocked
system.l2.blocked::no_targets                      46                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       6.571429                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   128.456522                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1220                       # number of writebacks
system.l2.writebacks::total                      1220                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           760                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           64                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 824                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                824                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data          153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data          105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1269                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           92                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           64                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5923                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2398                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           65                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1486                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9807                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       118640                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       622440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      3994948                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2973508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        13460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        28440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       763580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2926048                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        44640                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        68780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       791880                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      2287540                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       115900                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       843700                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data      1589500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      1774360                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18957364                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        30320                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       152700                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        15880                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        15120                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       196840                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        14400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        27560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        13580                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       183800                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       149000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        47240                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       270460                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        77640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       193120                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1387660                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1100381661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11065682                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      9374001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11640520                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9391762                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      9141220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11335142                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10660761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11601264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11299731                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10892861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     12057700                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      9352121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11045722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11352701                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11238300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1261831149                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    416687500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39453580                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      5168041                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1729282                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1509920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       651440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      3454082                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      6305805                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     12557449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      6715867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      3891343                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1078940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      1076540                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     12538946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      2153600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2373620                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    517345955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    177472341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11673924                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      8462425                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     14043944                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9935402                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8500641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11234701                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9064326                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7585225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7771403                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7560242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9916620                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8845963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9281541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     11475400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      8448941                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    321273039                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    416687500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1277854002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39453580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22739606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      5168041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     17836426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1729282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     25684464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1509920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     19327164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       651440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     17641861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      3454082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22569843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      6305805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     19725087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     12557449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     19186489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      6715867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     19071134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      3891343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18453103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1078940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     21974320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      1076540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18198084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     12538946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20327263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      2153600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     22828101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2373620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     19687241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2100450143                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    416687500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1277854002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39453580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22739606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      5168041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     17836426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1729282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     25684464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1509920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     19327164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       651440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     17641861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      3454082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22569843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      6305805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     19725087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     12557449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     19186489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      6715867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     19071134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      3891343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18453103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1078940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     21974320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      1076540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18198084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     12538946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20327263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      2153600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     22828101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2373620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     19687241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2100450143                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.971014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.933962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.850000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.942584                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.815385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.874286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.835821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.860656                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.873365                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.766667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.798718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.326923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.517647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.411765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.528090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.478261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.474576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.418301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.547170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.447154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.448276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.407895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.552941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.422764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.408451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.443662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.719772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.246366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.163247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.038156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.015021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.006897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.014692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.042029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.090062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.045926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.017241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.004205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.009009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.047270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.008347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.009590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.114979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.143632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.106931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.156627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.116487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.197425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.193069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.113290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.095023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.123675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.110092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.077605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.068047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.145907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.080374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.078987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.058122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121217                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.246366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.489513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.163247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.158850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.038156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.248503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.180028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.015021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.288820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.006897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.282313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.014692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.187175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.042029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.178151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.090062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.239075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.045926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.202222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.153439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.004205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.130435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.009009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.240437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.047270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.144377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.008347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.136531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.009590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.125461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.246366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.489513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.163247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.158850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.038156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.248503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.180028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.015021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.288820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.006897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.282313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.014692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.187175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.042029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.178151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.090062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.239075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.045926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.202222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.153439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.004205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.130435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.009009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.240437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.047270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.144377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.008347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.136531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.009590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.125461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237205                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        14830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data        14820                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14906.522388                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 15017.717172                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        13460                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14972.156863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14853.035533                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        14880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14941.132075                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14951.241830                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14487.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 15066.071429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 15138.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14910.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14938.821119                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        15270                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        15880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        15120                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 15141.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        14400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        13780                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        13580                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 15316.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        14900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 15746.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 15025.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        15528                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 14855.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 15083.260870                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215465.373213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216974.156863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213045.477273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 184770.158730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 199824.723404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       207755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 202413.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 166574.390625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 200021.793103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 205449.654545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 209478.096154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 194479.032258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 198981.297872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212417.730769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 195736.224138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 178385.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213039.194496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215676.759834                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215593.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215335.041667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 216160.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215702.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 217146.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215880.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 217441.551724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216507.741379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216640.870968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216185.722222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       215308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216188.724138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       215360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215783.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215740.598415                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216166.066991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216183.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216985.256410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216060.676923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data       215987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 217965.153846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216051.942308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215817.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216720.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215872.305556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216006.914286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215578.695652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215755.195122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215849.790698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216516.981132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216639.512821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216199.891655                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215676.759834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215562.415992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215593.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216567.676190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215335.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214896.698795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 216160.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 200659.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215702.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 207818.967742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 217146.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 212552.542169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215880.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 208980.027778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 217441.551724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 186085.726415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216507.741379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 206306.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216640.870968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 209572.901099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216185.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 212104.632184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 203465.925926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       215308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 206796.409091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216188.724138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213971.189474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       215360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 205658.567568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215783.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 193012.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214178.662486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215676.759834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215562.415992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215593.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216567.676190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215335.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214896.698795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 216160.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 200659.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215702.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 207818.967742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 217146.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 212552.542169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215880.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 208980.027778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 217441.551724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 186085.726415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216507.741379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 206306.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216640.870968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 209572.901099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216185.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 212104.632184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 203465.925926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       215308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 206796.409091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216188.724138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213971.189474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       215360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 205658.567568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215783.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 193012.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214178.662486                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3884                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1220                       # Transaction distribution
system.membus.trans_dist::CleanEvict              270                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2162                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            598                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5902                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3884                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       699712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  699712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1378                       # Total snoops (count)
system.membus.snoop_fanout::samples             15752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15752                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25464185                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48565000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        88058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        32441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            187                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           23                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             40291                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13497                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9895                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2252                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2878                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8761                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19436                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         3240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         4215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                130925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       971008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1346432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       112320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        63744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        52736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        85184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        65792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        30656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        28288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       108160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        57216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        58688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        54464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        53760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        40000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        58624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        46208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        56832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       121088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        78208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        35968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        58048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       121536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        77888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       115840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        78272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4349440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10704                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            53658                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.396157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.865283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26763     49.88%     49.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10290     19.18%     69.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2640      4.92%     73.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1456      2.71%     76.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1325      2.47%     79.16% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1277      2.38%     81.54% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1304      2.43%     83.97% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1291      2.41%     86.37% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1210      2.26%     88.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1152      2.15%     90.77% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1078      2.01%     92.78% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   962      1.79%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   886      1.65%     96.23% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   792      1.48%     97.70% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   735      1.37%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   491      0.92%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53658                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          166828145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28096718                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44169891                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4063279                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           5371088                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2296469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2376997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3292493                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4890937                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1693779                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1741133                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1581948                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1659033                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3952896                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          4544302                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2526081                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4315132                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2373570                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2136887                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2486224                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2461877                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3805471                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          4506320                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4282132                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          6619655                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2030558                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1786458                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4468338                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6046247                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4324183                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          6088995                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4123048                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          6240727                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
