{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762897885182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762897885182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 18:51:24 2025 " "Processing started: Tue Nov 11 18:51:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762897885182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762897885182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762897885183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762897886786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-registro " "Found design unit 1: teclado-registro" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762897888075 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762897888075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762897888075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teclado " "Elaborating entity \"teclado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762897888128 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_reset teclado.vhd(43) " "VHDL Process Statement warning at teclado.vhd(43): signal \"t_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888130 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal teclado.vhd(373) " "VHDL Process Statement warning at teclado.vhd(373): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888133 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal teclado.vhd(374) " "VHDL Process Statement warning at teclado.vhd(374): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888133 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal teclado.vhd(375) " "VHDL Process Statement warning at teclado.vhd(375): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal teclado.vhd(376) " "VHDL Process Statement warning at teclado.vhd(376): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_juego teclado.vhd(377) " "VHDL Process Statement warning at teclado.vhd(377): signal \"t_juego\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_color_j1 teclado.vhd(378) " "VHDL Process Statement warning at teclado.vhd(378): signal \"t_color_j1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_color_j2 teclado.vhd(379) " "VHDL Process Statement warning at teclado.vhd(379): signal \"t_color_j2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_j1_vs_j2 teclado.vhd(380) " "VHDL Process Statement warning at teclado.vhd(380): signal \"t_j1_vs_j2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_j_vs_mq teclado.vhd(381) " "VHDL Process Statement warning at teclado.vhd(381): signal \"t_j_vs_mq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t_reset teclado.vhd(382) " "VHDL Process Statement warning at teclado.vhd(382): signal \"t_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1762897888134 "|teclado"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1762897888810 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1762897888810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1762897889194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762897889678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762897889678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762897889940 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762897889940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762897889940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762897889940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762897889958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 18:51:29 2025 " "Processing ended: Tue Nov 11 18:51:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762897889958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762897889958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762897889958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762897889958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762897891035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762897891036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 18:51:30 2025 " "Processing started: Tue Nov 11 18:51:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762897891036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762897891036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762897891036 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762897892648 ""}
{ "Info" "0" "" "Project  = Proyecto_final" {  } {  } 0 0 "Project  = Proyecto_final" 0 0 "Fitter" 0 0 1762897892649 ""}
{ "Info" "0" "" "Revision = Proyecto_final" {  } {  } 0 0 "Revision = Proyecto_final" 0 0 "Fitter" 0 0 1762897892649 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1762897892830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto_final EP3C120F780C7 " "Selected device EP3C120F780C7 for design \"Proyecto_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762897892837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762897892875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762897892875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762897892875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762897893267 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762897893275 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Device EP3C40F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762897893734 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762897893734 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762897893736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762897893736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762897893736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762897893736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762897893736 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762897893736 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762897893736 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C1 " "Pin C1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C1 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C2 " "Pin C2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C2 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C3 " "Pin C3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C3 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C4 " "Pin C4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C4 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_1_teclado\[3\] " "Pin fila_1_teclado\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_1_teclado[3] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_1_teclado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_1_teclado\[2\] " "Pin fila_1_teclado\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_1_teclado[2] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_1_teclado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_1_teclado\[1\] " "Pin fila_1_teclado\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_1_teclado[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_1_teclado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_1_teclado\[0\] " "Pin fila_1_teclado\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_1_teclado[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_1_teclado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_2_teclado\[3\] " "Pin fila_2_teclado\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_2_teclado[3] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_2_teclado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_2_teclado\[2\] " "Pin fila_2_teclado\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_2_teclado[2] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_2_teclado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_2_teclado\[1\] " "Pin fila_2_teclado\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_2_teclado[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_2_teclado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_2_teclado\[0\] " "Pin fila_2_teclado\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_2_teclado[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_2_teclado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_3_teclado\[3\] " "Pin fila_3_teclado\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_3_teclado[3] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_3_teclado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_3_teclado\[2\] " "Pin fila_3_teclado\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_3_teclado[2] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_3_teclado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_3_teclado\[1\] " "Pin fila_3_teclado\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_3_teclado[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_3_teclado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_3_teclado\[0\] " "Pin fila_3_teclado\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_3_teclado[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_3_teclado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_4_teclado\[3\] " "Pin fila_4_teclado\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_4_teclado[3] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_4_teclado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_4_teclado\[2\] " "Pin fila_4_teclado\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_4_teclado[2] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_4_teclado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_4_teclado\[1\] " "Pin fila_4_teclado\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_4_teclado[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_4_teclado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fila_4_teclado\[0\] " "Pin fila_4_teclado\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fila_4_teclado[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fila_4_teclado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tablero_juego\[3\] " "Pin tablero_juego\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tablero_juego[3] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tablero_juego[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tablero_juego\[2\] " "Pin tablero_juego\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tablero_juego[2] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tablero_juego[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tablero_juego\[1\] " "Pin tablero_juego\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tablero_juego[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tablero_juego[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tablero_juego\[0\] " "Pin tablero_juego\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tablero_juego[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tablero_juego[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_reset " "Pin tecla_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_reset } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_j1_vs_j2 " "Pin tecla_j1_vs_j2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_j1_vs_j2 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_j1_vs_j2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_j_vs_mq " "Pin tecla_j_vs_mq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_j_vs_mq } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_j_vs_mq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_color_j1\[1\] " "Pin tecla_color_j1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_color_j1[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_color_j1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_color_j1\[0\] " "Pin tecla_color_j1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_color_j1[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_color_j1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_color_j2\[1\] " "Pin tecla_color_j2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_color_j2[1] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_color_j2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tecla_color_j2\[0\] " "Pin tecla_color_j2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tecla_color_j2[0] } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tecla_color_j2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2 " "Pin R2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1 " "Pin R1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4 " "Pin R4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R4 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3 " "Pin R3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3 } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762897894821 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1762897894821 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.sdc " "Synopsys Design Constraints File file not found: 'Proyecto_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762897895145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762897895145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762897895148 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1762897895148 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762897895148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762897895171 ""}  } { { "teclado.vhd" "" { Text "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/teclado.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762897895171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762897895513 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762897895514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762897895514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762897895516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762897895516 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762897895516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762897895516 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762897895517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762897895525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1762897895526 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762897895526 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 4 31 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 4 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1762897895527 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1762897895527 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1762897895527 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 53 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762897895528 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1762897895528 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1762897895528 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762897895546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762897898832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762897899025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762897899031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762897900746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762897900747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762897901073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1762897902722 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762897902722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762897904139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1762897904141 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762897904141 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1762897904165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762897904191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762897904550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762897904573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762897904768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762897905020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/output_files/Proyecto_final.fit.smsg " "Generated suppressed messages file C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/output_files/Proyecto_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762897905910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762897906177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 18:51:46 2025 " "Processing ended: Tue Nov 11 18:51:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762897906177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762897906177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762897906177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762897906177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762897907218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762897907218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 18:51:47 2025 " "Processing started: Tue Nov 11 18:51:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762897907218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762897907218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762897907218 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1762897909470 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762897909543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762897910296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 18:51:50 2025 " "Processing ended: Tue Nov 11 18:51:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762897910296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762897910296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762897910296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762897910296 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762897910874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762897911486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762897911486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 18:51:51 2025 " "Processing started: Tue Nov 11 18:51:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762897911486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762897911486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto_final -c Proyecto_final " "Command: quartus_sta Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762897911487 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1762897911631 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762897911755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1762897911756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1762897911797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1762897911797 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.sdc " "Synopsys Design Constraints File file not found: 'Proyecto_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1762897911965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1762897911965 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1762897911966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1762897911966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1762897912240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912240 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1762897912241 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1762897912265 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1762897912279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1762897912279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.499 " "Worst-case setup slack is -3.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.499      -272.602 clk  " "   -3.499      -272.602 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282         0.000 clk  " "    0.282         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.269 " "Worst-case recovery slack is -1.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269       -74.318 clk  " "   -1.269       -74.318 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 clk  " "    0.590         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -132.785 clk  " "   -3.000      -132.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1762897912351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1762897912378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1762897912817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1762897912854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1762897912854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.121 " "Worst-case setup slack is -3.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121      -241.284 clk  " "   -3.121      -241.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 clk  " "    0.253         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.059 " "Worst-case recovery slack is -1.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059       -57.847 clk  " "   -1.059       -57.847 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.526 " "Worst-case removal slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526         0.000 clk  " "    0.526         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -132.785 clk  " "   -3.000      -132.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897912874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897912874 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1762897912935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1762897913003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1762897913003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.243 " "Worst-case setup slack is -1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243       -82.648 clk  " "   -1.243       -82.648 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897913007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 clk  " "    0.126         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897913013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.181 " "Worst-case recovery slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -1.936 clk  " "   -0.181        -1.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897913019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 clk  " "    0.299         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897913024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.818 clk  " "   -3.000      -110.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1762897913029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1762897913029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1762897913195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1762897913195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762897913283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 18:51:53 2025 " "Processing ended: Tue Nov 11 18:51:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762897913283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762897913283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762897913283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762897913283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762897914271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762897914271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 18:51:54 2025 " "Processing started: Tue Nov 11 18:51:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762897914271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762897914271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762897914271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto_final.vo C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/simulation/modelsim/ simulation " "Generated file Proyecto_final.vo in folder \"C:/Users/crist/Documents/academico/Tecnicas y dispositivos digitales 2/Proyecto final/TATETI/Teclado/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1762897914575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762897914608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 18:51:54 2025 " "Processing ended: Tue Nov 11 18:51:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762897914608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762897914608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762897914608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762897914608 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762897915191 ""}
