/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [14:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [28:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_13z & _00_);
  assign celloutsig_0_28z = ~(celloutsig_0_3z & celloutsig_0_13z);
  assign celloutsig_0_3z = ~(1'h1 | in_data[35]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_0z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[3] | celloutsig_1_0z[1]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[2] | in_data[129]);
  assign celloutsig_0_16z = ~(1'h1 | celloutsig_0_10z);
  assign celloutsig_0_18z = ~(1'h1 | celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[93] | in_data[49]) & in_data[80]);
  assign celloutsig_0_17z = ~((1'h1 | 1'h1) & celloutsig_0_11z[3]);
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_6z);
  assign celloutsig_0_75z = celloutsig_0_23z | celloutsig_0_59z;
  assign celloutsig_0_46z = ~(celloutsig_0_29z ^ celloutsig_0_30z[2]);
  assign celloutsig_0_59z = ~(celloutsig_0_13z ^ celloutsig_0_46z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] ^ in_data[106]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[4] ^ in_data[176]);
  assign celloutsig_1_15z = ~(celloutsig_1_10z ^ celloutsig_1_2z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_12z[2:1], celloutsig_1_6z };
  reg [14:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 15'h0000;
    else _23_ <= { celloutsig_0_9z[12:6], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_0z, 1'h1, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_3z };
  assign { _03_[14:1], _01_ } = _23_;
  reg [6:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 7'h00;
    else _24_ <= { celloutsig_0_4z[4:0], celloutsig_0_16z, 1'h1 };
  assign { _04_[6:2], _00_, _04_[0] } = _24_;
  assign celloutsig_0_30z = { _03_[4], celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_15z } / { 1'h1, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_28z };
  assign celloutsig_0_4z = { in_data[29:25], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[43], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_33z = { celloutsig_0_11z[7:6], celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_28z, _04_[6:2], _00_, _04_[0] } >= { _03_[14:8], celloutsig_0_25z, celloutsig_0_0z, 1'h1, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_31z };
  assign celloutsig_0_8z = { celloutsig_0_4z[2:1], celloutsig_0_6z } >= { 2'h3, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[191:189], celloutsig_1_1z } || celloutsig_1_0z[3:0];
  assign celloutsig_0_12z = celloutsig_0_4z || 1'h1;
  assign celloutsig_0_9z = { in_data[62:48], celloutsig_0_3z, celloutsig_0_3z } * { in_data[33:22], celloutsig_0_0z, 3'h7, celloutsig_0_6z };
  assign celloutsig_1_12z = { in_data[108], celloutsig_1_2z, celloutsig_1_7z } * { in_data[104:100], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_11z = { in_data[32:24], 1'h1, celloutsig_0_3z } * { in_data[38:30], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[164] ? in_data[170:166] : in_data[188:184];
  assign celloutsig_1_10z = | in_data[142:136];
  assign celloutsig_0_23z = | celloutsig_0_21z[16:6];
  assign celloutsig_1_8z = { celloutsig_1_7z[4], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z } >> { celloutsig_1_0z[4:2], celloutsig_1_7z };
  assign celloutsig_1_19z = { in_data[114:105], _02_, celloutsig_1_9z } >> { celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_74z = { celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_10z } >> celloutsig_0_21z[4:2];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z } >> { in_data[126:125], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_21z = { in_data[20:5], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_3z, 1'h1, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z, 1'h1 } >> { 1'h1, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_6z = ~((celloutsig_0_3z & 1'h1) | 1'h1);
  assign celloutsig_1_18z = ~((celloutsig_1_10z & celloutsig_1_12z[6]) | celloutsig_1_15z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_4z[6]) | celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z & celloutsig_0_4z[2]) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_12z & 1'h1) | celloutsig_0_14z);
  assign celloutsig_0_25z = ~((celloutsig_0_0z & _04_[0]) | celloutsig_0_0z);
  assign celloutsig_0_29z = ~((celloutsig_0_8z & celloutsig_0_10z) | celloutsig_0_0z);
  assign _03_[0] = _01_;
  assign _04_[1] = _00_;
  assign { out_data[128], out_data[109:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
