#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000d1b240 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000d97990_0 .net "A_O", 31 0, L_0000000000d9e090;  1 drivers
v0000000000d97f30_0 .var "Address", 31 0;
v0000000000d97850_0 .net "C", 0 0, v0000000000d97df0_0;  1 drivers
v0000000000d98390_0 .net "C_U_out", 6 0, L_0000000000d9ca10;  1 drivers
v0000000000d96c70_0 .net "DO", 31 0, v0000000000d7d1a0_0;  1 drivers
v0000000000d98930_0 .net "DO_CU", 31 0, v0000000000d72010_0;  1 drivers
v0000000000d97710_0 .net "Data_RAM_Out", 31 0, v0000000000d791e0_0;  1 drivers
v0000000000d97fd0_0 .net "EX_ALU_OP", 3 0, v0000000000cd1ad0_0;  1 drivers
v0000000000d97ad0_0 .net "EX_Bit11_0", 31 0, v0000000000cd1210_0;  1 drivers
v0000000000d973f0_0 .net "EX_Bit15_12", 3 0, v0000000000cd2390_0;  1 drivers
v0000000000d96d10_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000cfb4c0;  1 drivers
v0000000000d96a90_0 .net "EX_RF_Enable", 0 0, v0000000000cd1c10_0;  1 drivers
v0000000000d98750_0 .net "EX_Shift_imm", 0 0, v0000000000cd1d50_0;  1 drivers
v0000000000d97cb0_0 .net "EX_addresing_modes", 7 0, v0000000000cd1df0_0;  1 drivers
v0000000000d975d0_0 .net "EX_load_instr", 0 0, v0000000000cd1e90_0;  1 drivers
v0000000000d96590_0 .net "EX_mem_read_write", 0 0, v0000000000cd2070_0;  1 drivers
v0000000000d96950_0 .net "EX_mem_size", 0 0, v0000000000cd2570_0;  1 drivers
v0000000000d97670_0 .net "ID_B_instr", 0 0, L_0000000000cfc720;  1 drivers
v0000000000d982f0_0 .net "ID_Bit11_0", 31 0, v0000000000d71250_0;  1 drivers
v0000000000d96e50_0 .net "ID_Bit15_12", 3 0, v0000000000d71f70_0;  1 drivers
v0000000000d96ef0_0 .net "ID_Bit19_16", 3 0, v0000000000d72510_0;  1 drivers
v0000000000d96770_0 .net "ID_Bit23_0", 23 0, v0000000000d71bb0_0;  1 drivers
v0000000000d984d0_0 .net "ID_Bit31_28", 3 0, v0000000000d71ed0_0;  1 drivers
v0000000000d96630_0 .net "ID_Bit3_0", 3 0, v0000000000d72650_0;  1 drivers
v0000000000d98610_0 .net "ID_CU", 6 0, L_0000000000cfb5a0;  1 drivers
o0000000000d21b78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000d986b0_0 .net "ID_addresing_modes", 7 0, o0000000000d21b78;  0 drivers
v0000000000d987f0_0 .net "ID_mem_read_write", 0 0, L_0000000000cfbb50;  1 drivers
v0000000000d98890_0 .net "ID_mem_size", 0 0, L_0000000000cfb8b0;  1 drivers
o0000000000d22148 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d96270_0 .net "IF_ID_Load", 0 0, o0000000000d22148;  0 drivers
v0000000000d966d0_0 .net "IF_ID_load", 0 0, v0000000000d79be0_0;  1 drivers
v0000000000d99470_0 .net "MEM_A_O", 31 0, v0000000000cd2930_0;  1 drivers
v0000000000d998d0_0 .net "MEM_Bit15_12", 3 0, v0000000000cd1b70_0;  1 drivers
v0000000000d99970_0 .net "MEM_MUX3", 31 0, v0000000000cd13f0_0;  1 drivers
v0000000000d99dd0_0 .net "MEM_RF_Enable", 0 0, v0000000000cd27f0_0;  1 drivers
o0000000000d241e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d98ed0_0 .net "MEM_load", 0 0, o0000000000d241e8;  0 drivers
v0000000000d99150_0 .net "MEM_load_instr", 0 0, v0000000000cd1670_0;  1 drivers
v0000000000d99b50_0 .net "MEM_mem_read_write", 0 0, v0000000000cd1490_0;  1 drivers
v0000000000d98bb0_0 .net "MEM_mem_size", 0 0, v0000000000cd1530_0;  1 drivers
v0000000000d98c50_0 .net "MUX1_signal", 1 0, v0000000000d7acc0_0;  1 drivers
v0000000000d98b10_0 .net "MUX2_signal", 1 0, v0000000000d79dc0_0;  1 drivers
v0000000000d98d90_0 .net "MUX3_signal", 1 0, v0000000000d79e60_0;  1 drivers
v0000000000d99d30_0 .net "MUXControlUnit_signal", 0 0, v0000000000d79780_0;  1 drivers
v0000000000d99bf0_0 .net "M_O", 31 0, L_0000000000cfc790;  1 drivers
v0000000000d99830_0 .net "Next_PC", 31 0, v0000000000d726f0_0;  1 drivers
v0000000000d99c90_0 .net "PA", 31 0, v0000000000d95d20_0;  1 drivers
v0000000000d99510_0 .net "PB", 31 0, v0000000000d94560_0;  1 drivers
v0000000000d98cf0_0 .net "PC4", 31 0, L_0000000000d9d690;  1 drivers
v0000000000d98e30_0 .net "PCIN", 31 0, L_0000000000cfb370;  1 drivers
v0000000000d98f70_0 .net "PCO", 31 0, L_0000000000cfb610;  1 drivers
v0000000000d99010_0 .net "PC_RF_ld", 0 0, v0000000000d7a7c0_0;  1 drivers
v0000000000d99790_0 .net "PCin", 31 0, L_0000000000cfc4f0;  1 drivers
v0000000000d990b0_0 .net "PD", 31 0, v0000000000d93660_0;  1 drivers
v0000000000d99e70_0 .net "PW", 31 0, L_0000000000cfb530;  1 drivers
v0000000000d996f0_0 .var "Reset", 0 0;
L_0000000000da0248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000d99f10_0 .net "S", 0 0, L_0000000000da0248;  1 drivers
o0000000000d266a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d991f0_0 .net "SD", 3 0, o0000000000d266a8;  0 drivers
v0000000000d995b0_0 .net "SEx4_out", 31 0, L_0000000000cfb840;  1 drivers
v0000000000d99290_0 .net "SSE_out", 31 0, v0000000000d97030_0;  1 drivers
v0000000000d99330_0 .net "TA", 31 0, L_0000000000d9e8b0;  1 drivers
v0000000000d99fb0_0 .net "WB_A_O", 31 0, v0000000000d71430_0;  1 drivers
v0000000000d99650_0 .net "WB_Bit15_12", 3 0, v0000000000d72a10_0;  1 drivers
v0000000000d993d0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000d716b0_0;  1 drivers
v0000000000d99a10_0 .net "WB_RF_Enable", 0 0, v0000000000d72790_0;  1 drivers
v0000000000d99ab0_0 .net "WB_load_instr", 0 0, v0000000000d723d0_0;  1 drivers
v0000000000d9a050_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000d9a0f0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000d98a70_0 .net "asserted", 0 0, L_0000000000cfc6b0;  1 drivers
v0000000000d9d0f0_0 .net "cc_alu_1", 3 0, L_0000000000d9c8d0;  1 drivers
v0000000000d9cf10_0 .net "cc_alu_2", 3 0, L_0000000000d9c470;  1 drivers
v0000000000d9d370_0 .net "cc_main_alu_out", 3 0, L_0000000000d9d190;  1 drivers
v0000000000d9cab0_0 .net "cc_out", 3 0, v0000000000d72e70_0;  1 drivers
v0000000000d9c6f0_0 .net "choose_ta_r_nop", 0 0, v0000000000cd4cf0_0;  1 drivers
v0000000000d9de10_0 .var "clk", 0 0;
v0000000000d9c510_0 .var/i "code", 31 0;
v0000000000d9c790_0 .var "data", 31 0;
v0000000000d9dc30_0 .var/i "file", 31 0;
v0000000000d9e4f0_0 .net "mux_out_1", 31 0, L_0000000000cfcb10;  1 drivers
v0000000000d9da50_0 .net "mux_out_1_A", 31 0, v0000000000d72970_0;  1 drivers
v0000000000d9d2d0_0 .net "mux_out_2", 31 0, L_0000000000cfb450;  1 drivers
v0000000000d9c290_0 .net "mux_out_2_B", 31 0, v0000000000d72150_0;  1 drivers
v0000000000d9d410_0 .net "mux_out_3", 31 0, L_0000000000cfc5d0;  1 drivers
v0000000000d9c830_0 .net "mux_out_3_C", 31 0, v0000000000d72d30_0;  1 drivers
v0000000000d9c970_0 .var/i "x", 31 0;
S_00000000008adda0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 202, 3 218 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000cfc6b0 .functor BUFZ 1, v0000000000cd6af0_0, C4<0>, C4<0>, C4<0>;
v0000000000cd4f70_0 .net "asserted", 0 0, L_0000000000cfc6b0;  alias, 1 drivers
v0000000000cd6af0_0 .var "assrt", 0 0;
v0000000000cd6870_0 .var/i "c", 31 0;
v0000000000cd51f0_0 .net "cc_in", 3 0, v0000000000d72e70_0;  alias, 1 drivers
v0000000000cd6050_0 .net "clk", 0 0, v0000000000d9de10_0;  1 drivers
v0000000000cd5510_0 .net "instr_condition", 3 0, v0000000000d71ed0_0;  alias, 1 drivers
v0000000000cd55b0_0 .var/i "n", 31 0;
v0000000000cd58d0_0 .var/i "v", 31 0;
v0000000000cd5ab0_0 .var/i "z", 31 0;
E_0000000000cf2170 .event posedge, v0000000000cd6050_0;
S_00000000008adf30 .scope module, "Condition_Handler" "Condition_Handler" 2 205, 3 375 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000cd5c90_0 .net "asserted", 0 0, L_0000000000cfc6b0;  alias, 1 drivers
v0000000000cd62d0_0 .net "b_instr", 0 0, L_0000000000cfc720;  alias, 1 drivers
v0000000000cd4cf0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000cf48b0 .event edge, v0000000000cd4f70_0, v0000000000cd62d0_0;
S_00000000008ae0c0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 209, 3 477 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000cd65f0_0 .net "A_O", 31 0, L_0000000000d9e090;  alias, 1 drivers
v0000000000cd6410_0 .net "EX_Bit15_12", 3 0, v0000000000cd2390_0;  alias, 1 drivers
v0000000000cd6730_0 .net "EX_RF_instr", 0 0, v0000000000cd1c10_0;  alias, 1 drivers
v0000000000cd64b0_0 .net "EX_load_instr", 0 0, v0000000000cd1e90_0;  alias, 1 drivers
v0000000000cd6550_0 .net "EX_mem_read_write", 0 0, v0000000000cd2070_0;  alias, 1 drivers
v0000000000cd6910_0 .net "EX_mem_size", 0 0, v0000000000cd2570_0;  alias, 1 drivers
v0000000000cd2930_0 .var "MEM_A_O", 31 0;
v0000000000cd1b70_0 .var "MEM_Bit15_12", 3 0;
v0000000000cd13f0_0 .var "MEM_MUX3", 31 0;
v0000000000cd27f0_0 .var "MEM_RF_Enable", 0 0;
v0000000000cd1670_0 .var "MEM_load_instr", 0 0;
v0000000000cd1490_0 .var "MEM_mem_read_write", 0 0;
v0000000000cd1530_0 .var "MEM_mem_size", 0 0;
v0000000000cd17b0_0 .net "cc_main_alu_out", 3 0, L_0000000000d9d190;  alias, 1 drivers
v0000000000cd18f0_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000cd10d0_0 .net "mux_out_3_C", 31 0, v0000000000d72d30_0;  alias, 1 drivers
E_0000000000cf44f0 .event edge, v0000000000cd6050_0;
S_00000000008af680 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 184, 3 435 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit31_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000cd1ad0_0 .var "EX_ALU_OP", 3 0;
v0000000000cd1210_0 .var "EX_Bit11_0", 31 0;
v0000000000cd2390_0 .var "EX_Bit15_12", 3 0;
v0000000000cd1c10_0 .var "EX_RF_instr", 0 0;
v0000000000cd1d50_0 .var "EX_Shift_imm", 0 0;
v0000000000cd1df0_0 .var "EX_addresing_modes", 7 0;
v0000000000cd1e90_0 .var "EX_load_instr", 0 0;
v0000000000cd2070_0 .var "EX_mem_read_write", 0 0;
v0000000000cd2570_0 .var "EX_mem_size", 0 0;
v0000000000cd2610_0 .net "ID_Bit15_12", 3 0, v0000000000d71f70_0;  alias, 1 drivers
v0000000000cd2750_0 .net "ID_Bit31_0", 31 0, v0000000000d72010_0;  alias, 1 drivers
v00000000008fa760_0 .net "ID_CU", 6 0, L_0000000000d9ca10;  alias, 1 drivers
v00000000008fa8a0_0 .net "ID_addresing_modes", 7 0, o0000000000d21b78;  alias, 0 drivers
v0000000000cc27e0_0 .net "ID_mem_read_write", 0 0, L_0000000000cfbb50;  alias, 1 drivers
v0000000000cc2b00_0 .net "ID_mem_size", 0 0, L_0000000000cfb8b0;  alias, 1 drivers
v0000000000d71a70_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d72470_0 .net "mux_out_1", 31 0, L_0000000000cfcb10;  alias, 1 drivers
v0000000000d72970_0 .var "mux_out_1_A", 31 0;
v0000000000d73050_0 .net "mux_out_2", 31 0, L_0000000000cfb450;  alias, 1 drivers
v0000000000d72150_0 .var "mux_out_2_B", 31 0;
v0000000000d72fb0_0 .net "mux_out_3", 31 0, L_0000000000cfc5d0;  alias, 1 drivers
v0000000000d72d30_0 .var "mux_out_3_C", 31 0;
S_00000000008af810 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 121, 3 388 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000d72bf0_0 .net "DataOut", 31 0, v0000000000d7d1a0_0;  alias, 1 drivers
v0000000000d717f0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000d22148;  alias, 0 drivers
v0000000000d71250_0 .var "ID_Bit11_0", 31 0;
v0000000000d71f70_0 .var "ID_Bit15_12", 3 0;
v0000000000d72510_0 .var "ID_Bit19_16", 3 0;
v0000000000d71bb0_0 .var "ID_Bit23_0", 23 0;
v0000000000d72010_0 .var "ID_Bit31_0", 31 0;
v0000000000d71ed0_0 .var "ID_Bit31_28", 3 0;
v0000000000d72650_0 .var "ID_Bit3_0", 3 0;
v0000000000d726f0_0 .var "ID_Next_PC", 31 0;
v0000000000d71930_0 .net "PC4", 31 0, L_0000000000d9d690;  alias, 1 drivers
v0000000000d725b0_0 .net "Reset", 0 0, v0000000000d996f0_0;  1 drivers
v0000000000d72dd0_0 .net "asserted", 0 0, L_0000000000cfc6b0;  alias, 1 drivers
v0000000000d72330_0 .net "choose_ta_r_nop", 0 0, v0000000000cd4cf0_0;  alias, 1 drivers
v0000000000d721f0_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
S_00000000008af9a0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 221, 3 501 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000d72290_0 .net "MEM_RF_Enable", 0 0, v0000000000cd27f0_0;  alias, 1 drivers
v0000000000d71390_0 .net "MEM_load_instr", 0 0, v0000000000cd1670_0;  alias, 1 drivers
v0000000000d72790_0 .var "WB_RF_Enable", 0 0;
v0000000000d723d0_0 .var "WB_load_instr", 0 0;
v0000000000d720b0_0 .net "alu_out", 31 0, v0000000000cd2930_0;  alias, 1 drivers
v0000000000d711b0_0 .net "bit15_12", 3 0, v0000000000cd1b70_0;  alias, 1 drivers
v0000000000d712f0_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d72830_0 .net "data_r_out", 31 0, v0000000000d791e0_0;  alias, 1 drivers
v0000000000d71430_0 .var "wb_alu_out", 31 0;
v0000000000d72a10_0 .var "wb_bit15_12", 3 0;
v0000000000d716b0_0 .var "wb_data_r_out", 31 0;
S_00000000008a72c0 .scope module, "Status_register" "Status_register" 2 127, 3 176 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000d71c50_0 .net "S", 0 0, L_0000000000da0248;  alias, 1 drivers
v0000000000d71cf0_0 .net "cc_in", 3 0, L_0000000000d9d190;  alias, 1 drivers
v0000000000d72e70_0 .var "cc_out", 3 0;
v0000000000d728d0_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
S_00000000008a7450 .scope module, "alu_1" "alu" 2 112, 4 4 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d71d90_0 .net "A", 31 0, L_0000000000cfb610;  alias, 1 drivers
v0000000000d714d0_0 .net "Alu_Out", 3 0, L_0000000000d9c8d0;  alias, 1 drivers
L_0000000000da0290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000d72f10_0 .net "B", 31 0, L_0000000000da0290;  1 drivers
L_0000000000da0320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000d72ab0_0 .net "Cin", 0 0, L_0000000000da0320;  1 drivers
L_0000000000da02d8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d71570_0 .net "OPS", 3 0, L_0000000000da02d8;  1 drivers
v0000000000d72b50_0 .var "OPS_result", 32 0;
v0000000000d71e30_0 .net "S", 31 0, L_0000000000d9d690;  alias, 1 drivers
v0000000000d72c90_0 .net *"_ivl_11", 0 0, L_0000000000d9e450;  1 drivers
v0000000000d71610_0 .net *"_ivl_16", 0 0, L_0000000000d9d5f0;  1 drivers
v0000000000d71750_0 .net *"_ivl_3", 0 0, L_0000000000d9d910;  1 drivers
v0000000000d71890_0 .net *"_ivl_7", 0 0, L_0000000000d9e590;  1 drivers
v0000000000d719d0_0 .var/i "ol", 31 0;
v0000000000d71b10_0 .var/i "tc", 31 0;
v0000000000d78b70_0 .var/i "tn", 31 0;
v0000000000d77ef0_0 .var/i "tv", 31 0;
v0000000000d78670_0 .var/i "tz", 31 0;
E_0000000000cf48f0/0 .event edge, v0000000000d71570_0, v0000000000d71d90_0, v0000000000d72f10_0, v0000000000d72ab0_0;
E_0000000000cf48f0/1 .event edge, v0000000000d72b50_0, v0000000000d719d0_0;
E_0000000000cf48f0 .event/or E_0000000000cf48f0/0, E_0000000000cf48f0/1;
L_0000000000d9d910 .part v0000000000d78b70_0, 0, 1;
L_0000000000d9e590 .part v0000000000d78670_0, 0, 1;
L_0000000000d9e450 .part v0000000000d71b10_0, 0, 1;
L_0000000000d9c8d0 .concat8 [ 1 1 1 1], L_0000000000d9d5f0, L_0000000000d9e450, L_0000000000d9e590, L_0000000000d9d910;
L_0000000000d9d5f0 .part v0000000000d77ef0_0, 0, 1;
L_0000000000d9d690 .part v0000000000d72b50_0, 0, 32;
S_00000000008a75e0 .scope module, "alu_2" "alu" 2 135, 4 4 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d78850_0 .net "A", 31 0, L_0000000000cfb840;  alias, 1 drivers
v0000000000d782b0_0 .net "Alu_Out", 3 0, L_0000000000d9c470;  alias, 1 drivers
v0000000000d78a30_0 .net "B", 31 0, v0000000000d726f0_0;  alias, 1 drivers
L_0000000000da03b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000d77b30_0 .net "Cin", 0 0, L_0000000000da03b0;  1 drivers
L_0000000000da0368 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d773b0_0 .net "OPS", 3 0, L_0000000000da0368;  1 drivers
v0000000000d78490_0 .var "OPS_result", 32 0;
v0000000000d785d0_0 .net "S", 31 0, L_0000000000d9e8b0;  alias, 1 drivers
v0000000000d77bd0_0 .net *"_ivl_11", 0 0, L_0000000000d9e130;  1 drivers
v0000000000d77a90_0 .net *"_ivl_16", 0 0, L_0000000000d9e630;  1 drivers
v0000000000d780d0_0 .net *"_ivl_3", 0 0, L_0000000000d9d4b0;  1 drivers
v0000000000d78170_0 .net *"_ivl_7", 0 0, L_0000000000d9dcd0;  1 drivers
v0000000000d77db0_0 .var/i "ol", 31 0;
v0000000000d77d10_0 .var/i "tc", 31 0;
v0000000000d78990_0 .var/i "tn", 31 0;
v0000000000d776d0_0 .var/i "tv", 31 0;
v0000000000d77c70_0 .var/i "tz", 31 0;
E_0000000000cf4a70/0 .event edge, v0000000000d773b0_0, v0000000000d78850_0, v0000000000d726f0_0, v0000000000d77b30_0;
E_0000000000cf4a70/1 .event edge, v0000000000d78490_0, v0000000000d77db0_0;
E_0000000000cf4a70 .event/or E_0000000000cf4a70/0, E_0000000000cf4a70/1;
L_0000000000d9d4b0 .part v0000000000d78990_0, 0, 1;
L_0000000000d9dcd0 .part v0000000000d77c70_0, 0, 1;
L_0000000000d9e130 .part v0000000000d77d10_0, 0, 1;
L_0000000000d9c470 .concat8 [ 1 1 1 1], L_0000000000d9e630, L_0000000000d9e130, L_0000000000d9dcd0, L_0000000000d9d4b0;
L_0000000000d9e630 .part v0000000000d776d0_0, 0, 1;
L_0000000000d9e8b0 .part v0000000000d78490_0, 0, 32;
S_00000000008e5270 .scope module, "alu_main" "alu" 2 193, 4 4 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d78e90_0 .net "A", 31 0, v0000000000d72970_0;  alias, 1 drivers
v0000000000d77f90_0 .net "Alu_Out", 3 0, L_0000000000d9d190;  alias, 1 drivers
v0000000000d78030_0 .net "B", 31 0, L_0000000000cfb4c0;  alias, 1 drivers
v0000000000d77e50_0 .net "Cin", 0 0, v0000000000d97df0_0;  alias, 1 drivers
v0000000000d78210_0 .net "OPS", 3 0, v0000000000cd1ad0_0;  alias, 1 drivers
v0000000000d79070_0 .var "OPS_result", 32 0;
v0000000000d788f0_0 .net "S", 31 0, L_0000000000d9e090;  alias, 1 drivers
v0000000000d78c10_0 .net *"_ivl_11", 0 0, L_0000000000d9daf0;  1 drivers
v0000000000d77450_0 .net *"_ivl_16", 0 0, L_0000000000d9dff0;  1 drivers
v0000000000d78710_0 .net *"_ivl_3", 0 0, L_0000000000d9cbf0;  1 drivers
v0000000000d78cb0_0 .net *"_ivl_7", 0 0, L_0000000000d9c650;  1 drivers
v0000000000d783f0_0 .var/i "ol", 31 0;
v0000000000d78350_0 .var/i "tc", 31 0;
v0000000000d77270_0 .var/i "tn", 31 0;
v0000000000d78530_0 .var/i "tv", 31 0;
v0000000000d787b0_0 .var/i "tz", 31 0;
E_0000000000cf4bf0/0 .event edge, v0000000000cd1ad0_0, v0000000000d72970_0, v0000000000d78030_0, v0000000000d77e50_0;
E_0000000000cf4bf0/1 .event edge, v0000000000d79070_0, v0000000000d783f0_0;
E_0000000000cf4bf0 .event/or E_0000000000cf4bf0/0, E_0000000000cf4bf0/1;
L_0000000000d9cbf0 .part v0000000000d77270_0, 0, 1;
L_0000000000d9c650 .part v0000000000d787b0_0, 0, 1;
L_0000000000d9daf0 .part v0000000000d78350_0, 0, 1;
L_0000000000d9d190 .concat8 [ 1 1 1 1], L_0000000000d9dff0, L_0000000000d9daf0, L_0000000000d9c650, L_0000000000d9cbf0;
L_0000000000d9dff0 .part v0000000000d78530_0, 0, 1;
L_0000000000d9e090 .part v0000000000d79070_0, 0, 32;
S_00000000008e5400 .scope module, "control_unit1" "control_unit" 2 165, 3 7 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000cfc720 .functor BUFZ 1, v0000000000d77950_0, C4<0>, C4<0>, C4<0>;
L_0000000000cfbb50 .functor BUFZ 1, v0000000000d7a180_0, C4<0>, C4<0>, C4<0>;
L_0000000000cfb8b0 .functor BUFZ 1, v0000000000d79960_0, C4<0>, C4<0>, C4<0>;
v0000000000d77630_0 .net "A", 31 0, v0000000000d72010_0;  alias, 1 drivers
v0000000000d78ad0_0 .net "C_U_out", 6 0, L_0000000000d9ca10;  alias, 1 drivers
v0000000000d78d50_0 .net "ID_B_instr", 0 0, L_0000000000cfc720;  alias, 1 drivers
v0000000000d77810_0 .net "MemReadWrite", 0 0, L_0000000000cfbb50;  alias, 1 drivers
v0000000000d78df0_0 .net "MemSize", 0 0, L_0000000000cfb8b0;  alias, 1 drivers
v0000000000d78f30_0 .net "Reset", 0 0, v0000000000d996f0_0;  alias, 1 drivers
v0000000000d78fd0_0 .net *"_ivl_11", 0 0, v0000000000d7aea0_0;  1 drivers
v0000000000d77310_0 .net *"_ivl_18", 3 0, v0000000000d77590_0;  1 drivers
v0000000000d771d0_0 .net *"_ivl_3", 0 0, v0000000000d796e0_0;  1 drivers
v0000000000d774f0_0 .net *"_ivl_7", 0 0, v0000000000d7a0e0_0;  1 drivers
v0000000000d77590_0 .var "alu_op", 3 0;
v0000000000d77770_0 .net "asserted", 0 0, L_0000000000cfc6b0;  alias, 1 drivers
v0000000000d778b0_0 .var "b_bl", 0 0;
v0000000000d77950_0 .var "b_instr", 0 0;
v0000000000d779f0_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d7b080_0 .var "instr", 2 0;
v0000000000d7aea0_0 .var "l_instr", 0 0;
v0000000000d7a180_0 .var "m_rw", 0 0;
v0000000000d79960_0 .var "m_size", 0 0;
v0000000000d7ad60_0 .var "r_sr_off", 0 0;
v0000000000d7a0e0_0 .var "rf_instr", 0 0;
v0000000000d796e0_0 .var "s_imm", 0 0;
v0000000000d7af40_0 .var "u", 0 0;
E_0000000000cf41f0/0 .event edge, v0000000000d725b0_0, v0000000000cd2750_0, v0000000000d7b080_0, v0000000000d7aea0_0;
E_0000000000cf41f0/1 .event edge, v0000000000d7af40_0, v0000000000cd4f70_0;
E_0000000000cf41f0 .event/or E_0000000000cf41f0/0, E_0000000000cf41f0/1;
L_0000000000d9ca10 .concat8 [ 1 1 4 1], v0000000000d7a0e0_0, v0000000000d7aea0_0, v0000000000d77590_0, v0000000000d796e0_0;
S_00000000008e5590 .scope module, "data_ram" "data_ram256x8" 2 213, 3 553 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000d7afe0_0 .net "Address", 31 0, v0000000000cd2930_0;  alias, 1 drivers
v0000000000d79f00_0 .net "DataIn", 31 0, v0000000000cd13f0_0;  alias, 1 drivers
v0000000000d791e0_0 .var "DataOut", 31 0;
v0000000000d79c80 .array "Mem", 255 0, 7 0;
v0000000000d7a220_0 .net "ReadWrite", 0 0, v0000000000cd1490_0;  alias, 1 drivers
v0000000000d79b40_0 .net "Size", 0 0, v0000000000cd1530_0;  alias, 1 drivers
E_0000000000cf4570/0 .event edge, v0000000000cd1530_0, v0000000000cd13f0_0, v0000000000cd2930_0, v0000000000cd1490_0;
E_0000000000cf4570/1 .event edge, v0000000000d72830_0;
E_0000000000cf4570 .event/or E_0000000000cf4570/0, E_0000000000cf4570/1;
S_000000000089fda0 .scope module, "h_u" "hazard_unit" 2 236, 3 692 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000d79280_0 .net "EX_Bit15_12", 3 0, v0000000000cd2390_0;  alias, 1 drivers
v0000000000d7a540_0 .net "EX_RF_Enable", 0 0, v0000000000cd1c10_0;  alias, 1 drivers
v0000000000d79a00_0 .net "EX_load_instr", 0 0, v0000000000cd1e90_0;  alias, 1 drivers
v0000000000d7a2c0_0 .net "ID_Bit19_16", 3 0, v0000000000d72510_0;  alias, 1 drivers
v0000000000d79aa0_0 .net "ID_Bit3_0", 3 0, v0000000000d72650_0;  alias, 1 drivers
v0000000000d79be0_0 .var "IF_ID_load", 0 0;
v0000000000d79fa0_0 .net "MEM_Bit15_12", 3 0, v0000000000cd1b70_0;  alias, 1 drivers
v0000000000d79d20_0 .net "MEM_RF_Enable", 0 0, v0000000000cd27f0_0;  alias, 1 drivers
v0000000000d7acc0_0 .var "MUX1_signal", 1 0;
v0000000000d79dc0_0 .var "MUX2_signal", 1 0;
v0000000000d79e60_0 .var "MUX3_signal", 1 0;
v0000000000d79780_0 .var "MUXControlUnit_signal", 0 0;
v0000000000d7a7c0_0 .var "PC_RF_load", 0 0;
v0000000000d7ac20_0 .net "WB_Bit15_12", 3 0, v0000000000d72a10_0;  alias, 1 drivers
v0000000000d7a040_0 .net "WB_RF_Enable", 0 0, v0000000000d72790_0;  alias, 1 drivers
v0000000000d7a360_0 .net "clk", 0 0, v0000000000d9de10_0;  alias, 1 drivers
E_0000000000cf4970/0 .event edge, v0000000000cd64b0_0, v0000000000d72510_0, v0000000000cd6410_0, v0000000000d72650_0;
E_0000000000cf4970/1 .event edge, v0000000000cd6730_0, v0000000000cd27f0_0, v0000000000cd1b70_0, v0000000000d72790_0;
E_0000000000cf4970/2 .event edge, v0000000000d72a10_0;
E_0000000000cf4970 .event/or E_0000000000cf4970/0, E_0000000000cf4970/1, E_0000000000cf4970/2;
S_000000000089ff30 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 168, 3 618 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000cfb5a0 .functor BUFZ 7, v0000000000d7aa40_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000d79500_0 .net "C_U", 6 0, L_0000000000d9ca10;  alias, 1 drivers
v0000000000d7a5e0_0 .net "HF_U", 0 0, v0000000000d79780_0;  alias, 1 drivers
v0000000000d7a720_0 .net "MUX_Out", 6 0, L_0000000000cfb5a0;  alias, 1 drivers
v0000000000d7aa40_0 .var "salida", 6 0;
E_0000000000cf4db0 .event edge, v0000000000d79780_0, v00000000008fa760_0;
S_00000000008a00c0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 114, 3 641 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cfb370 .functor BUFZ 32, v0000000000d79640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d79820_0 .net "A", 31 0, L_0000000000d9d690;  alias, 1 drivers
v0000000000d7a400_0 .net "B", 31 0, L_0000000000d9e8b0;  alias, 1 drivers
v0000000000d798c0_0 .net "MUX_Out", 31 0, L_0000000000cfb370;  alias, 1 drivers
v0000000000d79640_0 .var "salida", 31 0;
v0000000000d7a680_0 .net "sig", 0 0, v0000000000cd4cf0_0;  alias, 1 drivers
E_0000000000cf4a30 .event edge, v0000000000cd4cf0_0, v0000000000d71930_0, v0000000000d785d0_0;
S_00000000008d45f0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 199, 3 641 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cfb4c0 .functor BUFZ 32, v0000000000d7a9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d7a4a0_0 .net "A", 31 0, v0000000000d72150_0;  alias, 1 drivers
v0000000000d7a860_0 .net "B", 31 0, v0000000000d97030_0;  alias, 1 drivers
v0000000000d7a900_0 .net "MUX_Out", 31 0, L_0000000000cfb4c0;  alias, 1 drivers
v0000000000d7a9a0_0 .var "salida", 31 0;
v0000000000d795a0_0 .net "sig", 0 0, v0000000000cd1d50_0;  alias, 1 drivers
E_0000000000cf4af0 .event edge, v0000000000cd1d50_0, v0000000000d72150_0, v0000000000d7a860_0;
S_0000000000d7b6a0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 217, 3 641 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cfc790 .functor BUFZ 32, v0000000000d79320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d7aae0_0 .net "A", 31 0, v0000000000d791e0_0;  alias, 1 drivers
v0000000000d7ab80_0 .net "B", 31 0, v0000000000cd2930_0;  alias, 1 drivers
v0000000000d7ae00_0 .net "MUX_Out", 31 0, L_0000000000cfc790;  alias, 1 drivers
v0000000000d79320_0 .var "salida", 31 0;
v0000000000d79460_0 .net "sig", 0 0, o0000000000d241e8;  alias, 0 drivers
E_0000000000cf46b0 .event edge, v0000000000d79460_0, v0000000000d72830_0, v0000000000cd2930_0;
S_0000000000d7bb50 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 225, 3 641 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cfb530 .functor BUFZ 32, v0000000000d7d6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d793c0_0 .net "A", 31 0, v0000000000d716b0_0;  alias, 1 drivers
v0000000000d7d2e0_0 .net "B", 31 0, v0000000000d71430_0;  alias, 1 drivers
v0000000000d7d600_0 .net "MUX_Out", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7d6a0_0 .var "salida", 31 0;
v0000000000d7e0a0_0 .net "sig", 0 0, v0000000000d723d0_0;  alias, 1 drivers
E_0000000000cf4df0 .event edge, v0000000000d723d0_0, v0000000000d716b0_0, v0000000000d71430_0;
S_0000000000d7b510 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 138, 3 641 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cfc4f0 .functor BUFZ 32, v0000000000d7cf20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d7d100_0 .net "A", 31 0, L_0000000000d9d690;  alias, 1 drivers
v0000000000d7c200_0 .net "B", 31 0, L_0000000000d9e8b0;  alias, 1 drivers
v0000000000d7e000_0 .net "MUX_Out", 31 0, L_0000000000cfc4f0;  alias, 1 drivers
v0000000000d7cf20_0 .var "salida", 31 0;
v0000000000d7cb60_0 .net "sig", 0 0, v0000000000cd4cf0_0;  alias, 1 drivers
S_0000000000d7c000 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 154, 3 593 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000cfcb10 .functor BUFZ 32, v0000000000d7d420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d7cfc0_0 .net "A_O", 31 0, L_0000000000d9e090;  alias, 1 drivers
v0000000000d7de20_0 .net "HF_U", 1 0, v0000000000d7acc0_0;  alias, 1 drivers
v0000000000d7c660_0 .net "MUX_Out", 31 0, L_0000000000cfcb10;  alias, 1 drivers
v0000000000d7df60_0 .net "M_O", 31 0, L_0000000000cfc790;  alias, 1 drivers
v0000000000d7d560_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7cde0_0 .net "X", 31 0, v0000000000d95d20_0;  alias, 1 drivers
v0000000000d7d420_0 .var "salida", 31 0;
E_0000000000cf4830/0 .event edge, v0000000000d7acc0_0, v0000000000d7cde0_0, v0000000000cd65f0_0, v0000000000d7ae00_0;
E_0000000000cf4830/1 .event edge, v0000000000d7d600_0;
E_0000000000cf4830 .event/or E_0000000000cf4830/0, E_0000000000cf4830/1;
S_0000000000d7be70 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 157, 3 593 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000cfb450 .functor BUFZ 32, v0000000000d7d740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d7cca0_0 .net "A_O", 31 0, L_0000000000d9e090;  alias, 1 drivers
v0000000000d7c340_0 .net "HF_U", 1 0, v0000000000d79dc0_0;  alias, 1 drivers
v0000000000d7cd40_0 .net "MUX_Out", 31 0, L_0000000000cfb450;  alias, 1 drivers
v0000000000d7d380_0 .net "M_O", 31 0, L_0000000000cfc790;  alias, 1 drivers
v0000000000d7d4c0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7d060_0 .net "X", 31 0, v0000000000d94560_0;  alias, 1 drivers
v0000000000d7d740_0 .var "salida", 31 0;
E_0000000000cf45b0/0 .event edge, v0000000000d79dc0_0, v0000000000d7d060_0, v0000000000cd65f0_0, v0000000000d7ae00_0;
E_0000000000cf45b0/1 .event edge, v0000000000d7d600_0;
E_0000000000cf45b0 .event/or E_0000000000cf45b0/0, E_0000000000cf45b0/1;
S_0000000000d7bce0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 160, 3 593 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000cfc5d0 .functor BUFZ 32, v0000000000d7d9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d7d920_0 .net "A_O", 31 0, L_0000000000d9e090;  alias, 1 drivers
v0000000000d7d7e0_0 .net "HF_U", 1 0, v0000000000d79e60_0;  alias, 1 drivers
v0000000000d7db00_0 .net "MUX_Out", 31 0, L_0000000000cfc5d0;  alias, 1 drivers
v0000000000d7cc00_0 .net "M_O", 31 0, L_0000000000cfc790;  alias, 1 drivers
v0000000000d7c480_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7d880_0 .net "X", 31 0, v0000000000d93660_0;  alias, 1 drivers
v0000000000d7d9c0_0 .var "salida", 31 0;
E_0000000000cf4b30/0 .event edge, v0000000000d79e60_0, v0000000000d7d880_0, v0000000000cd65f0_0, v0000000000d7ae00_0;
E_0000000000cf4b30/1 .event edge, v0000000000d7d600_0;
E_0000000000cf4b30 .event/or E_0000000000cf4b30/0, E_0000000000cf4b30/1;
S_0000000000d7b1f0 .scope module, "ram1" "inst_ram256x8" 2 77, 3 521 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000d7ce80_0 .net "Address", 31 0, L_0000000000cfb610;  alias, 1 drivers
v0000000000d7d1a0_0 .var "DataOut", 31 0;
v0000000000d7da60 .array "Mem", 255 0, 7 0;
v0000000000d7dc40_0 .net "Reset", 0 0, v0000000000d996f0_0;  alias, 1 drivers
E_0000000000cf4c70 .event edge, v0000000000d725b0_0, v0000000000d71d90_0, v0000000000d72bf0_0;
S_0000000000d7b830 .scope module, "register_file_1" "register_file" 2 150, 5 6 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000cfb610 .functor BUFZ 32, v0000000000d814e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d92620_0 .net "C", 3 0, v0000000000d72a10_0;  alias, 1 drivers
v0000000000d93a20_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d93de0_0 .net "E", 15 0, v0000000000d94d80_0;  1 drivers
v0000000000d93ac0_0 .net "HZPCld", 0 0, v0000000000d7a7c0_0;  alias, 1 drivers
v0000000000d94420_0 .net "MO", 31 0, v0000000000d955a0_0;  1 drivers
v0000000000d928a0_0 .net "PA", 31 0, v0000000000d95d20_0;  alias, 1 drivers
v0000000000d92800_0 .net "PB", 31 0, v0000000000d94560_0;  alias, 1 drivers
v0000000000d929e0_0 .net "PCin", 31 0, L_0000000000cfb370;  alias, 1 drivers
v0000000000d92a80_0 .net "PCout", 31 0, L_0000000000cfb610;  alias, 1 drivers
v0000000000d92bc0_0 .net "PD", 31 0, v0000000000d93660_0;  alias, 1 drivers
v0000000000d92c60_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d93b60_0 .net "Q0", 31 0, v0000000000d7dba0_0;  1 drivers
v0000000000d92d00_0 .net "Q1", 31 0, v0000000000d7c3e0_0;  1 drivers
v0000000000d93c00_0 .net "Q10", 31 0, v0000000000d7c8e0_0;  1 drivers
v0000000000d92f80_0 .net "Q11", 31 0, v0000000000d819e0_0;  1 drivers
v0000000000d93e80_0 .net "Q12", 31 0, v0000000000d81620_0;  1 drivers
v0000000000d93f20_0 .net "Q13", 31 0, v0000000000d80ae0_0;  1 drivers
v0000000000d93fc0_0 .net "Q14", 31 0, v0000000000d80c20_0;  1 drivers
v0000000000d94240_0 .net "Q15", 31 0, v0000000000d814e0_0;  1 drivers
v0000000000d94060_0 .net "Q2", 31 0, v0000000000d80d60_0;  1 drivers
v0000000000d94100_0 .net "Q3", 31 0, v0000000000d81800_0;  1 drivers
v0000000000d942e0_0 .net "Q4", 31 0, v0000000000d81940_0;  1 drivers
v0000000000d944c0_0 .net "Q5", 31 0, v0000000000d80720_0;  1 drivers
v0000000000d96b30_0 .net "Q6", 31 0, v0000000000d80860_0;  1 drivers
v0000000000d97350_0 .net "Q7", 31 0, v0000000000d95e60_0;  1 drivers
v0000000000d977b0_0 .net "Q8", 31 0, v0000000000d95fa0_0;  1 drivers
v0000000000d970d0_0 .net "Q9", 31 0, v0000000000d95500_0;  1 drivers
o0000000000d26b28 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000d978f0_0 .net "R15MO", 1 0, o0000000000d26b28;  0 drivers
v0000000000d96db0_0 .net "RFLd", 0 0, v0000000000d72790_0;  alias, 1 drivers
v0000000000d98570_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
v0000000000d97d50_0 .net "SA", 3 0, v0000000000d72510_0;  alias, 1 drivers
v0000000000d98430_0 .net "SB", 3 0, v0000000000d72650_0;  alias, 1 drivers
v0000000000d96450_0 .net "SD", 3 0, o0000000000d266a8;  alias, 0 drivers
L_0000000000d9deb0 .part v0000000000d94d80_0, 15, 1;
L_0000000000d9e950 .part v0000000000d94d80_0, 0, 1;
L_0000000000d9dd70 .part v0000000000d94d80_0, 1, 1;
L_0000000000d9c5b0 .part v0000000000d94d80_0, 2, 1;
L_0000000000d9d550 .part v0000000000d94d80_0, 3, 1;
L_0000000000d9db90 .part v0000000000d94d80_0, 4, 1;
L_0000000000d9c330 .part v0000000000d94d80_0, 5, 1;
L_0000000000d9d730 .part v0000000000d94d80_0, 6, 1;
L_0000000000d9cdd0 .part v0000000000d94d80_0, 7, 1;
L_0000000000d9d7d0 .part v0000000000d94d80_0, 8, 1;
L_0000000000d9d9b0 .part v0000000000d94d80_0, 9, 1;
L_0000000000d9cb50 .part v0000000000d94d80_0, 10, 1;
L_0000000000d9df50 .part v0000000000d94d80_0, 11, 1;
L_0000000000d9e270 .part v0000000000d94d80_0, 12, 1;
L_0000000000d9cd30 .part v0000000000d94d80_0, 13, 1;
L_0000000000d9d870 .part v0000000000d94d80_0, 14, 1;
S_0000000000d7b9c0 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7c2a0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d7d240_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7dba0_0 .var "Q", 31 0;
v0000000000d7dce0_0 .net "RFLd", 0 0, L_0000000000d9e950;  1 drivers
v0000000000d7dd80_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
E_0000000000cf4cb0/0 .event edge, v0000000000d725b0_0;
E_0000000000cf4cb0/1 .event posedge, v0000000000cd6050_0;
E_0000000000cf4cb0 .event/or E_0000000000cf4cb0/0, E_0000000000cf4cb0/1;
S_0000000000d7b380 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7dec0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d7c520_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7c3e0_0 .var "Q", 31 0;
v0000000000d7c5c0_0 .net "RFLd", 0 0, L_0000000000d9dd70;  1 drivers
v0000000000d7c700_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7e3a0 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7c7a0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d7c840_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d7c8e0_0 .var "Q", 31 0;
v0000000000d7c980_0 .net "RFLd", 0 0, L_0000000000d9cb50;  1 drivers
v0000000000d7ca20_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7fca0 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7cac0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d80400_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d819e0_0 .var "Q", 31 0;
v0000000000d80360_0 .net "RFLd", 0 0, L_0000000000d9df50;  1 drivers
v0000000000d811c0_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7fb10 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d813a0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d818a0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d81620_0 .var "Q", 31 0;
v0000000000d81120_0 .net "RFLd", 0 0, L_0000000000d9e270;  1 drivers
v0000000000d81080_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7e850 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d80a40_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d820c0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d80ae0_0 .var "Q", 31 0;
v0000000000d807c0_0 .net "RFLd", 0 0, L_0000000000d9cd30;  1 drivers
v0000000000d80b80_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7e9e0 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d816c0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d81b20_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d80c20_0 .var "Q", 31 0;
v0000000000d80cc0_0 .net "RFLd", 0 0, L_0000000000d9d870;  1 drivers
v0000000000d805e0_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7ffc0 .scope module, "R15" "PCregister" 5 52, 5 179 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d809a0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d81a80_0 .net "HZPCld", 0 0, v0000000000d7a7c0_0;  alias, 1 drivers
v0000000000d804a0_0 .net "MOin", 31 0, v0000000000d955a0_0;  alias, 1 drivers
v0000000000d814e0_0 .var "Q", 31 0;
v0000000000d81760_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
E_0000000000cf4cf0 .event edge, v0000000000d7a7c0_0, v0000000000d725b0_0, v0000000000cd6050_0;
S_0000000000d7e6c0 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d81260_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d802c0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d80d60_0 .var "Q", 31 0;
v0000000000d81bc0_0 .net "RFLd", 0 0, L_0000000000d9c5b0;  1 drivers
v0000000000d81300_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7f340 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d80f40_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d80540_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d81800_0 .var "Q", 31 0;
v0000000000d80680_0 .net "RFLd", 0 0, L_0000000000d9d550;  1 drivers
v0000000000d81440_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7f980 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d81580_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d80fe0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d81940_0 .var "Q", 31 0;
v0000000000d81c60_0 .net "RFLd", 0 0, L_0000000000d9db90;  1 drivers
v0000000000d80e00_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7fe30 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d81d00_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d80ea0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d80720_0 .var "Q", 31 0;
v0000000000d81da0_0 .net "RFLd", 0 0, L_0000000000d9c330;  1 drivers
v0000000000d81e40_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7f4d0 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d81ee0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d81f80_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d80860_0 .var "Q", 31 0;
v0000000000d80900_0 .net "RFLd", 0 0, L_0000000000d9d730;  1 drivers
v0000000000d82020_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7e210 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d80220_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d94e20_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d95e60_0 .var "Q", 31 0;
v0000000000d95960_0 .net "RFLd", 0 0, L_0000000000d9cdd0;  1 drivers
v0000000000d95f00_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7eb70 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d94ba0_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d960e0_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d95fa0_0 .var "Q", 31 0;
v0000000000d96040_0 .net "RFLd", 0 0, L_0000000000d9d7d0;  1 drivers
v0000000000d94c40_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7f660 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d94a60_0 .net "CLK", 0 0, v0000000000d9de10_0;  alias, 1 drivers
v0000000000d94b00_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d95500_0 .var "Q", 31 0;
v0000000000d956e0_0 .net "RFLd", 0 0, L_0000000000d9d9b0;  1 drivers
v0000000000d94ce0_0 .net "RST", 0 0, v0000000000d996f0_0;  alias, 1 drivers
S_0000000000d7f1b0 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d95000_0 .net "C", 3 0, v0000000000d72a10_0;  alias, 1 drivers
v0000000000d94d80_0 .var "E", 15 0;
v0000000000d95aa0_0 .net "Ld", 0 0, v0000000000d72790_0;  alias, 1 drivers
E_0000000000cf46f0 .event edge, v0000000000d72790_0, v0000000000d72a10_0;
S_0000000000d7f7f0 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d94ec0_0 .net "I0", 31 0, v0000000000d7dba0_0;  alias, 1 drivers
v0000000000d95a00_0 .net "I1", 31 0, v0000000000d7c3e0_0;  alias, 1 drivers
v0000000000d95dc0_0 .net "I10", 31 0, v0000000000d7c8e0_0;  alias, 1 drivers
v0000000000d95640_0 .net "I11", 31 0, v0000000000d819e0_0;  alias, 1 drivers
v0000000000d95b40_0 .net "I12", 31 0, v0000000000d81620_0;  alias, 1 drivers
v0000000000d94f60_0 .net "I13", 31 0, v0000000000d80ae0_0;  alias, 1 drivers
v0000000000d950a0_0 .net "I14", 31 0, v0000000000d80c20_0;  alias, 1 drivers
v0000000000d95140_0 .net "I15", 31 0, v0000000000d814e0_0;  alias, 1 drivers
v0000000000d95be0_0 .net "I2", 31 0, v0000000000d80d60_0;  alias, 1 drivers
v0000000000d95c80_0 .net "I3", 31 0, v0000000000d81800_0;  alias, 1 drivers
v0000000000d951e0_0 .net "I4", 31 0, v0000000000d81940_0;  alias, 1 drivers
v0000000000d95780_0 .net "I5", 31 0, v0000000000d80720_0;  alias, 1 drivers
v0000000000d95280_0 .net "I6", 31 0, v0000000000d80860_0;  alias, 1 drivers
v0000000000d95320_0 .net "I7", 31 0, v0000000000d95e60_0;  alias, 1 drivers
v0000000000d953c0_0 .net "I8", 31 0, v0000000000d95fa0_0;  alias, 1 drivers
v0000000000d95460_0 .net "I9", 31 0, v0000000000d95500_0;  alias, 1 drivers
v0000000000d95d20_0 .var "P", 31 0;
v0000000000d95820_0 .net "S", 3 0, v0000000000d72510_0;  alias, 1 drivers
E_0000000000cf4fb0/0 .event edge, v0000000000d814e0_0, v0000000000d80c20_0, v0000000000d80ae0_0, v0000000000d81620_0;
E_0000000000cf4fb0/1 .event edge, v0000000000d819e0_0, v0000000000d7c8e0_0, v0000000000d95500_0, v0000000000d95fa0_0;
E_0000000000cf4fb0/2 .event edge, v0000000000d95e60_0, v0000000000d80860_0, v0000000000d80720_0, v0000000000d81940_0;
E_0000000000cf4fb0/3 .event edge, v0000000000d81800_0, v0000000000d80d60_0, v0000000000d7c3e0_0, v0000000000d7dba0_0;
E_0000000000cf4fb0/4 .event edge, v0000000000d72510_0;
E_0000000000cf4fb0 .event/or E_0000000000cf4fb0/0, E_0000000000cf4fb0/1, E_0000000000cf4fb0/2, E_0000000000cf4fb0/3, E_0000000000cf4fb0/4;
S_0000000000d7e530 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d93200_0 .net "I0", 31 0, v0000000000d7dba0_0;  alias, 1 drivers
v0000000000d93020_0 .net "I1", 31 0, v0000000000d7c3e0_0;  alias, 1 drivers
v0000000000d93840_0 .net "I10", 31 0, v0000000000d7c8e0_0;  alias, 1 drivers
v0000000000d92e40_0 .net "I11", 31 0, v0000000000d819e0_0;  alias, 1 drivers
v0000000000d92760_0 .net "I12", 31 0, v0000000000d81620_0;  alias, 1 drivers
v0000000000d92ee0_0 .net "I13", 31 0, v0000000000d80ae0_0;  alias, 1 drivers
v0000000000d92440_0 .net "I14", 31 0, v0000000000d80c20_0;  alias, 1 drivers
v0000000000d93ca0_0 .net "I15", 31 0, v0000000000d814e0_0;  alias, 1 drivers
v0000000000d947e0_0 .net "I2", 31 0, v0000000000d80d60_0;  alias, 1 drivers
v0000000000d93340_0 .net "I3", 31 0, v0000000000d81800_0;  alias, 1 drivers
v0000000000d93520_0 .net "I4", 31 0, v0000000000d81940_0;  alias, 1 drivers
v0000000000d93d40_0 .net "I5", 31 0, v0000000000d80720_0;  alias, 1 drivers
v0000000000d92300_0 .net "I6", 31 0, v0000000000d80860_0;  alias, 1 drivers
v0000000000d941a0_0 .net "I7", 31 0, v0000000000d95e60_0;  alias, 1 drivers
v0000000000d930c0_0 .net "I8", 31 0, v0000000000d95fa0_0;  alias, 1 drivers
v0000000000d94600_0 .net "I9", 31 0, v0000000000d95500_0;  alias, 1 drivers
v0000000000d94560_0 .var "P", 31 0;
v0000000000d949c0_0 .net "S", 3 0, v0000000000d72650_0;  alias, 1 drivers
E_0000000000cf4d30/0 .event edge, v0000000000d814e0_0, v0000000000d80c20_0, v0000000000d80ae0_0, v0000000000d81620_0;
E_0000000000cf4d30/1 .event edge, v0000000000d819e0_0, v0000000000d7c8e0_0, v0000000000d95500_0, v0000000000d95fa0_0;
E_0000000000cf4d30/2 .event edge, v0000000000d95e60_0, v0000000000d80860_0, v0000000000d80720_0, v0000000000d81940_0;
E_0000000000cf4d30/3 .event edge, v0000000000d81800_0, v0000000000d80d60_0, v0000000000d7c3e0_0, v0000000000d7dba0_0;
E_0000000000cf4d30/4 .event edge, v0000000000d72650_0;
E_0000000000cf4d30 .event/or E_0000000000cf4d30/0, E_0000000000cf4d30/1, E_0000000000cf4d30/2, E_0000000000cf4d30/3, E_0000000000cf4d30/4;
S_0000000000d7ed00 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d94740_0 .net "I0", 31 0, v0000000000d7dba0_0;  alias, 1 drivers
v0000000000d933e0_0 .net "I1", 31 0, v0000000000d7c3e0_0;  alias, 1 drivers
v0000000000d923a0_0 .net "I10", 31 0, v0000000000d7c8e0_0;  alias, 1 drivers
v0000000000d92da0_0 .net "I11", 31 0, v0000000000d819e0_0;  alias, 1 drivers
v0000000000d93160_0 .net "I12", 31 0, v0000000000d81620_0;  alias, 1 drivers
v0000000000d94880_0 .net "I13", 31 0, v0000000000d80ae0_0;  alias, 1 drivers
v0000000000d92940_0 .net "I14", 31 0, v0000000000d80c20_0;  alias, 1 drivers
v0000000000d94380_0 .net "I15", 31 0, v0000000000d814e0_0;  alias, 1 drivers
v0000000000d926c0_0 .net "I2", 31 0, v0000000000d80d60_0;  alias, 1 drivers
v0000000000d93980_0 .net "I3", 31 0, v0000000000d81800_0;  alias, 1 drivers
v0000000000d92b20_0 .net "I4", 31 0, v0000000000d81940_0;  alias, 1 drivers
v0000000000d93480_0 .net "I5", 31 0, v0000000000d80720_0;  alias, 1 drivers
v0000000000d924e0_0 .net "I6", 31 0, v0000000000d80860_0;  alias, 1 drivers
v0000000000d932a0_0 .net "I7", 31 0, v0000000000d95e60_0;  alias, 1 drivers
v0000000000d935c0_0 .net "I8", 31 0, v0000000000d95fa0_0;  alias, 1 drivers
v0000000000d94920_0 .net "I9", 31 0, v0000000000d95500_0;  alias, 1 drivers
v0000000000d93660_0 .var "P", 31 0;
v0000000000d937a0_0 .net "S", 3 0, o0000000000d266a8;  alias, 0 drivers
E_0000000000cf4730/0 .event edge, v0000000000d814e0_0, v0000000000d80c20_0, v0000000000d80ae0_0, v0000000000d81620_0;
E_0000000000cf4730/1 .event edge, v0000000000d819e0_0, v0000000000d7c8e0_0, v0000000000d95500_0, v0000000000d95fa0_0;
E_0000000000cf4730/2 .event edge, v0000000000d95e60_0, v0000000000d80860_0, v0000000000d80720_0, v0000000000d81940_0;
E_0000000000cf4730/3 .event edge, v0000000000d81800_0, v0000000000d80d60_0, v0000000000d7c3e0_0, v0000000000d7dba0_0;
E_0000000000cf4730/4 .event edge, v0000000000d937a0_0;
E_0000000000cf4730 .event/or E_0000000000cf4730/0, E_0000000000cf4730/1, E_0000000000cf4730/2, E_0000000000cf4730/3, E_0000000000cf4730/4;
S_0000000000d7ee90 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000d7b830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d955a0_0 .var "MO", 31 0;
v0000000000d93700_0 .net "PC", 31 0, L_0000000000cfb370;  alias, 1 drivers
v0000000000d92260_0 .net "PW", 31 0, L_0000000000cfb530;  alias, 1 drivers
v0000000000d938e0_0 .net "PWLd", 0 0, L_0000000000d9deb0;  1 drivers
E_0000000000cf43f0 .event edge, v0000000000d938e0_0, v0000000000d798c0_0, v0000000000d7d600_0;
S_0000000000d7f020 .scope module, "se" "SExtender" 2 131, 3 661 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000cfb840 .functor BUFZ 32, v0000000000d989d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d96bd0_0 .var/i "i", 31 0;
v0000000000d972b0_0 .net "in", 23 0, v0000000000d71bb0_0;  alias, 1 drivers
v0000000000d97c10_0 .var "in1", 31 0;
v0000000000d98110_0 .net/s "out1", 31 0, L_0000000000cfb840;  alias, 1 drivers
v0000000000d989d0_0 .var/s "result", 31 0;
v0000000000d98250_0 .var/s "shift_result", 31 0;
v0000000000d97a30_0 .var/s "temp_reg", 31 0;
v0000000000d96f90_0 .var/s "twoscomp", 31 0;
E_0000000000cf4e30/0 .event edge, v0000000000d71bb0_0, v0000000000d97c10_0, v0000000000d96f90_0, v0000000000d97a30_0;
E_0000000000cf4e30/1 .event edge, v0000000000d98250_0;
E_0000000000cf4e30 .event/or E_0000000000cf4e30/0, E_0000000000cf4e30/1;
S_0000000000d9a270 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 196, 6 1 0, S_0000000000d1b240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000d97170_0 .net "A", 31 0, v0000000000d72150_0;  alias, 1 drivers
v0000000000d97490_0 .net "B", 31 0, v0000000000cd1210_0;  alias, 1 drivers
v0000000000d97df0_0 .var "C", 0 0;
v0000000000d98070_0 .var "by_imm_shift", 1 0;
v0000000000d97530_0 .var/i "i", 31 0;
v0000000000d97b70_0 .var/i "num_of_rot", 31 0;
v0000000000d96310_0 .var "relleno", 0 0;
v0000000000d963b0_0 .var "rm", 31 0;
v0000000000d969f0_0 .var "rm1", 31 0;
v0000000000d96810_0 .var "shift", 1 0;
v0000000000d97030_0 .var "shift_result", 31 0;
v0000000000d97210_0 .var "shifter_op", 2 0;
v0000000000d968b0_0 .var "tc", 0 0;
v0000000000d97e90_0 .var "temp_reg", 31 0;
v0000000000d964f0_0 .var "temp_reg1", 31 0;
v0000000000d981b0_0 .var "temp_reg2", 31 0;
E_0000000000cf4e70/0 .event edge, v0000000000cd1210_0, v0000000000d97210_0, v0000000000d72150_0, v0000000000d77e50_0;
E_0000000000cf4e70/1 .event edge, v0000000000d98070_0, v0000000000d97b70_0, v0000000000d97e90_0, v0000000000d968b0_0;
E_0000000000cf4e70/2 .event edge, v0000000000d96310_0, v0000000000d96810_0, v0000000000d964f0_0, v0000000000d963b0_0;
E_0000000000cf4e70/3 .event edge, v0000000000d981b0_0, v0000000000d969f0_0;
E_0000000000cf4e70 .event/or E_0000000000cf4e70/0, E_0000000000cf4e70/1, E_0000000000cf4e70/2, E_0000000000cf4e70/3;
    .scope S_0000000000d7b1f0;
T_0 ;
    %wait E_0000000000cf4c70;
    %load/vec4 v0000000000d7dc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d7d1a0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000d7ce80_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000d7ce80_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d7da60, 4;
    %load/vec4 v0000000000d7ce80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d7da60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d7ce80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d7da60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d7ce80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d7da60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d7d1a0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000d7ce80_0;
    %load/vec4a v0000000000d7da60, 4;
    %pad/u 32;
    %store/vec4 v0000000000d7d1a0_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008a7450;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d71b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d719d0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000008a7450;
T_2 ;
    %wait E_0000000000cf48f0;
    %load/vec4 v0000000000d71570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d719d0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d719d0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d719d0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d72ab0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d72ab0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d719d0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d72ab0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d719d0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000d71d90_0;
    %pad/u 33;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000d72f10_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d72b50_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d72b50_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000d78670_0, 0, 32;
    %load/vec4 v0000000000d72b50_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000d78b70_0, 0, 32;
    %load/vec4 v0000000000d72b50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d71b10_0, 0, 32;
    %load/vec4 v0000000000d719d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000d71d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d72f10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000d72b50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d72f10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000d719d0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000d72f10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d71d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000d72b50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d71d90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000d719d0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000d71d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d72f10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000d71d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d72b50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77ef0_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008a00c0;
T_3 ;
    %wait E_0000000000cf4a30;
    %load/vec4 v0000000000d7a680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000d79820_0;
    %store/vec4 v0000000000d79640_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000d7a400_0;
    %store/vec4 v0000000000d79640_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008af810;
T_4 ;
    %wait E_0000000000cf44f0;
    %load/vec4 v0000000000d725b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d72010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d726f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d72650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d71ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d72510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d71f70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d71bb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000d717f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d72dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d72330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000d72bf0_0;
    %assign/vec4 v0000000000d72010_0, 0;
    %load/vec4 v0000000000d71930_0;
    %assign/vec4 v0000000000d726f0_0, 0;
    %load/vec4 v0000000000d72bf0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000d72650_0, 0;
    %load/vec4 v0000000000d72bf0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000d71ed0_0, 0;
    %load/vec4 v0000000000d72bf0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000d72510_0, 0;
    %load/vec4 v0000000000d72bf0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000d71f70_0, 0;
    %load/vec4 v0000000000d72bf0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000d71bb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d72010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d726f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d72650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d71ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d72510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d71f70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d71bb0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008a72c0;
T_5 ;
    %wait E_0000000000cf2170;
    %load/vec4 v0000000000d71c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d72e70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000d71cf0_0;
    %assign/vec4 v0000000000d72e70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000d7f020;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96bd0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000d7f020;
T_7 ;
    %wait E_0000000000cf4e30;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000d972b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97c10_0, 0, 32;
    %load/vec4 v0000000000d97c10_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d96f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96bd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000d96bd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000d96f90_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000d97a30_0, 0, 32;
    %load/vec4 v0000000000d96bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d96bd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000d97a30_0;
    %store/vec4 v0000000000d98250_0, 0, 32;
    %load/vec4 v0000000000d98250_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000d989d0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008a75e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77db0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000000008a75e0;
T_9 ;
    %wait E_0000000000cf4a70;
    %load/vec4 v0000000000d773b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d77db0_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d77db0_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d77db0_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d77b30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d77b30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d77db0_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d77b30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d77db0_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000d78850_0;
    %pad/u 33;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000d78a30_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d78490_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d78490_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000d77c70_0, 0, 32;
    %load/vec4 v0000000000d78490_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000d78990_0, 0, 32;
    %load/vec4 v0000000000d78490_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d77d10_0, 0, 32;
    %load/vec4 v0000000000d77db0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000d78850_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78a30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000d78490_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78a30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000d77db0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000d78a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78850_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000d78490_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78850_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000d77db0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000d78850_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78a30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000d78850_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78490_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d776d0_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000d7b510;
T_10 ;
    %wait E_0000000000cf4a30;
    %load/vec4 v0000000000d7cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000000d7d100_0;
    %store/vec4 v0000000000d7cf20_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000000d7c200_0;
    %store/vec4 v0000000000d7cf20_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000d7f1b0;
T_11 ;
    %wait E_0000000000cf46f0;
    %load/vec4 v0000000000d95aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000d95000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d94d80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000d7f7f0;
T_12 ;
    %wait E_0000000000cf4fb0;
    %load/vec4 v0000000000d95820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000d94ec0_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000d95a00_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000d95be0_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000d95c80_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000d951e0_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000d95780_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000d95280_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000d95320_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000d953c0_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000d95460_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000d95dc0_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000d95640_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000d95b40_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000d94f60_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000d950a0_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000d95140_0;
    %assign/vec4 v0000000000d95d20_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000d7e530;
T_13 ;
    %wait E_0000000000cf4d30;
    %load/vec4 v0000000000d949c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000d93200_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000d93020_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000d947e0_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000d93340_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000d93520_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000d93d40_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000d92300_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000d941a0_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000d930c0_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000d94600_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000d93840_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000d92e40_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000d92760_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000d92ee0_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000d92440_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000d93ca0_0;
    %assign/vec4 v0000000000d94560_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000d7ed00;
T_14 ;
    %wait E_0000000000cf4730;
    %load/vec4 v0000000000d937a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000d94740_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000d933e0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000d926c0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000d93980_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000d92b20_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000d93480_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000d924e0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000d932a0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000d935c0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000d94920_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000d923a0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000d92da0_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000d93160_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000d94880_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000d92940_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000d94380_0;
    %assign/vec4 v0000000000d93660_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000d7ee90;
T_15 ;
    %wait E_0000000000cf43f0;
    %load/vec4 v0000000000d938e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000d92260_0;
    %assign/vec4 v0000000000d955a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000d93700_0;
    %assign/vec4 v0000000000d955a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000d7b9c0;
T_16 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d7dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7dba0_0, 0;
T_16.0 ;
    %load/vec4 v0000000000d7dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000000000d7d240_0;
    %assign/vec4 v0000000000d7dba0_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000d7b380;
T_17 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d7c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7c3e0_0, 0;
T_17.0 ;
    %load/vec4 v0000000000d7c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000d7c520_0;
    %assign/vec4 v0000000000d7c3e0_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000d7e6c0;
T_18 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d81300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d80d60_0, 0;
T_18.0 ;
    %load/vec4 v0000000000d81bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000d802c0_0;
    %assign/vec4 v0000000000d80d60_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000d7f340;
T_19 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d81440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d81800_0, 0;
T_19.0 ;
    %load/vec4 v0000000000d80680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000d80540_0;
    %assign/vec4 v0000000000d81800_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000d7f980;
T_20 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d80e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d81940_0, 0;
T_20.0 ;
    %load/vec4 v0000000000d81c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000d80fe0_0;
    %assign/vec4 v0000000000d81940_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000d7fe30;
T_21 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d81e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d80720_0, 0;
T_21.0 ;
    %load/vec4 v0000000000d81da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000d80ea0_0;
    %assign/vec4 v0000000000d80720_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000d7f4d0;
T_22 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d82020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d80860_0, 0;
T_22.0 ;
    %load/vec4 v0000000000d80900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000d81f80_0;
    %assign/vec4 v0000000000d80860_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000d7e210;
T_23 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d95f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d95e60_0, 0;
T_23.0 ;
    %load/vec4 v0000000000d95960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000d94e20_0;
    %assign/vec4 v0000000000d95e60_0, 0;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000d7eb70;
T_24 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d94c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d95fa0_0, 0;
T_24.0 ;
    %load/vec4 v0000000000d96040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000d960e0_0;
    %assign/vec4 v0000000000d95fa0_0, 0;
T_24.2 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000d7f660;
T_25 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d94ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d95500_0, 0;
T_25.0 ;
    %load/vec4 v0000000000d956e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000d94b00_0;
    %assign/vec4 v0000000000d95500_0, 0;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000d7e3a0;
T_26 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d7ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7c8e0_0, 0;
T_26.0 ;
    %load/vec4 v0000000000d7c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000d7c840_0;
    %assign/vec4 v0000000000d7c8e0_0, 0;
T_26.2 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000d7fca0;
T_27 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d811c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d819e0_0, 0;
T_27.0 ;
    %load/vec4 v0000000000d80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000d80400_0;
    %assign/vec4 v0000000000d819e0_0, 0;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000d7fb10;
T_28 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d81080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d81620_0, 0;
T_28.0 ;
    %load/vec4 v0000000000d81120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000d818a0_0;
    %assign/vec4 v0000000000d81620_0, 0;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000d7e850;
T_29 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d80b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d80ae0_0, 0;
T_29.0 ;
    %load/vec4 v0000000000d807c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000d820c0_0;
    %assign/vec4 v0000000000d80ae0_0, 0;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000d7e9e0;
T_30 ;
    %wait E_0000000000cf4cb0;
    %load/vec4 v0000000000d805e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d80c20_0, 0;
T_30.0 ;
    %load/vec4 v0000000000d80cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000d81b20_0;
    %assign/vec4 v0000000000d80c20_0, 0;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000d7ffc0;
T_31 ;
    %wait E_0000000000cf4cf0;
    %load/vec4 v0000000000d81a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000d81760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d814e0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000000000d804a0_0;
    %assign/vec4 v0000000000d814e0_0, 0;
T_31.3 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000000d7c000;
T_32 ;
    %wait E_0000000000cf4830;
    %load/vec4 v0000000000d7de20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000000000d7cde0_0;
    %store/vec4 v0000000000d7d420_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000000000d7cfc0_0;
    %store/vec4 v0000000000d7d420_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000000000d7df60_0;
    %store/vec4 v0000000000d7d420_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000000000d7d560_0;
    %store/vec4 v0000000000d7d420_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000d7be70;
T_33 ;
    %wait E_0000000000cf45b0;
    %load/vec4 v0000000000d7c340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000d7d060_0;
    %store/vec4 v0000000000d7d740_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000d7cca0_0;
    %store/vec4 v0000000000d7d740_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000d7d380_0;
    %store/vec4 v0000000000d7d740_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000d7d4c0_0;
    %store/vec4 v0000000000d7d740_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000d7bce0;
T_34 ;
    %wait E_0000000000cf4b30;
    %load/vec4 v0000000000d7d7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000d7d880_0;
    %store/vec4 v0000000000d7d9c0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000d7d920_0;
    %store/vec4 v0000000000d7d9c0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000d7cc00_0;
    %store/vec4 v0000000000d7d9c0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000d7c480_0;
    %store/vec4 v0000000000d7d9c0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00000000008e5400;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d79960_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_00000000008e5400;
T_36 ;
    %wait E_0000000000cf41f0;
    %load/vec4 v0000000000d78f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d77630_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d79960_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000000000d77630_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d7b080_0, 0, 3;
    %load/vec4 v0000000000d7b080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %jmp T_36.7;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %load/vec4 v0000000000d77630_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %jmp T_36.7;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %load/vec4 v0000000000d77630_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000d7af40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d79960_0, 0, 1;
    %load/vec4 v0000000000d7aea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
    %jmp T_36.9;
T_36.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
T_36.9 ;
    %load/vec4 v0000000000d7af40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %jmp T_36.11;
T_36.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
T_36.11 ;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000d7af40_0, 0, 1;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d79960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %load/vec4 v0000000000d7af40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %jmp T_36.13;
T_36.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
T_36.13 ;
    %load/vec4 v0000000000d7aea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
T_36.15 ;
    %load/vec4 v0000000000d77630_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_36.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7ad60_0, 0, 1;
    %jmp T_36.17;
T_36.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d7ad60_0, 0, 1;
T_36.17 ;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d77950_0, 0, 1;
    %load/vec4 v0000000000d77770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d79960_0, 0, 1;
    %jmp T_36.19;
T_36.18 ;
    %load/vec4 v0000000000d77630_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000d778b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d796e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7aea0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d77590_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d79960_0, 0, 1;
T_36.19 ;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000000000089ff30;
T_37 ;
    %wait E_0000000000cf4db0;
    %load/vec4 v0000000000d7a5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000d7aa40_0, 0, 7;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0000000000d79500_0;
    %store/vec4 v0000000000d7aa40_0, 0, 7;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000008af680;
T_38 ;
    %wait E_0000000000cf44f0;
    %load/vec4 v00000000008fa760_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000cd1d50_0, 0;
    %load/vec4 v00000000008fa760_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000cd1ad0_0, 0;
    %load/vec4 v00000000008fa760_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000cd1e90_0, 0;
    %load/vec4 v00000000008fa760_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000cd1c10_0, 0;
    %load/vec4 v0000000000cc2b00_0;
    %assign/vec4 v0000000000cd2570_0, 0;
    %load/vec4 v0000000000cc27e0_0;
    %assign/vec4 v0000000000cd2070_0, 0;
    %load/vec4 v0000000000d72470_0;
    %assign/vec4 v0000000000d72970_0, 0;
    %load/vec4 v0000000000d73050_0;
    %assign/vec4 v0000000000d72150_0, 0;
    %load/vec4 v0000000000d72fb0_0;
    %assign/vec4 v0000000000d72d30_0, 0;
    %load/vec4 v0000000000cd2610_0;
    %assign/vec4 v0000000000cd2390_0, 0;
    %load/vec4 v0000000000cd2750_0;
    %assign/vec4 v0000000000cd1210_0, 0;
    %load/vec4 v00000000008fa8a0_0;
    %assign/vec4 v0000000000cd1df0_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000000008e5270;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d77270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d787b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d783f0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_00000000008e5270;
T_40 ;
    %wait E_0000000000cf4bf0;
    %load/vec4 v0000000000d78210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d783f0_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d783f0_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d783f0_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d77e50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d77e50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d783f0_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d77e50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d783f0_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000d78e90_0;
    %pad/u 33;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000d78030_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d79070_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d79070_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0000000000d787b0_0, 0, 32;
    %load/vec4 v0000000000d79070_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0000000000d77270_0, 0, 32;
    %load/vec4 v0000000000d79070_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d78350_0, 0, 32;
    %load/vec4 v0000000000d783f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.21, 4;
    %load/vec4 v0000000000d78e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000d79070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
T_40.26 ;
    %jmp T_40.24;
T_40.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
T_40.24 ;
T_40.21 ;
    %load/vec4 v0000000000d783f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_40.27, 4;
    %load/vec4 v0000000000d78030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78e90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000d79070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78e90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
T_40.30 ;
T_40.27 ;
    %load/vec4 v0000000000d783f0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000d78e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d78030_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0000000000d78e90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d79070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
T_40.38 ;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d78530_0, 0, 32;
T_40.36 ;
T_40.33 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000d9a270;
T_41 ;
    %wait E_0000000000cf4e70;
    %load/vec4 v0000000000d97490_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d97210_0, 0, 3;
    %load/vec4 v0000000000d97490_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d98070_0, 0, 2;
    %load/vec4 v0000000000d97210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000d97170_0;
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97490_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000d97b70_0, 0, 32;
    %load/vec4 v0000000000d97df0_0;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d98070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.10 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.11, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.10;
T_41.11 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.9;
T_41.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000d97170_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d96310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.14 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.15, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d96310_0;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.14;
T_41.15 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000d97490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97490_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000d97b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.18 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.19, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.18;
T_41.19 ;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000d97170_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000d97490_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d97170_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.21;
T_41.20 ;
    %load/vec4 v0000000000d97490_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d96810_0, 0, 2;
    %load/vec4 v0000000000d96810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.25, 6;
    %jmp T_41.26;
T_41.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.27 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.28, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.27;
T_41.28 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.26;
T_41.23 ;
    %load/vec4 v0000000000d97b70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.31 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.32, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.31;
T_41.32 ;
T_41.30 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.26;
T_41.24 ;
    %load/vec4 v0000000000d97b70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97e90_0, 0, 32;
T_41.36 ;
    %jmp T_41.34;
T_41.33 ;
    %load/vec4 v0000000000d97170_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d96310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.37 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.38, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d96310_0;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.37;
T_41.38 ;
T_41.34 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %load/vec4 v0000000000d97b70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.41 ;
    %load/vec4 v0000000000d97530_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_41.42, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d964f0_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.41;
T_41.42 ;
    %load/vec4 v0000000000d964f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d97170_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d963b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000d97530_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d963b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d981b0_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
    %load/vec4 v0000000000d981b0_0;
    %store/vec4 v0000000000d969f0_0, 0, 32;
    %load/vec4 v0000000000d968b0_0;
    %load/vec4 v0000000000d969f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %jmp T_41.40;
T_41.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
T_41.45 ;
    %load/vec4 v0000000000d97530_0;
    %load/vec4 v0000000000d97b70_0;
    %cmp/s;
    %jmp/0xz T_41.46, 5;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d968b0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d97e90_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d97e90_0, 0, 32;
    %load/vec4 v0000000000d97530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97530_0, 0, 32;
    %jmp T_41.45;
T_41.46 ;
T_41.40 ;
    %load/vec4 v0000000000d968b0_0;
    %store/vec4 v0000000000d97df0_0, 0, 1;
    %load/vec4 v0000000000d97e90_0;
    %store/vec4 v0000000000d97030_0, 0, 32;
    %jmp T_41.26;
T_41.26 ;
    %pop/vec4 1;
T_41.21 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000000008d45f0;
T_42 ;
    %wait E_0000000000cf4af0;
    %load/vec4 v0000000000d795a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000d7a4a0_0;
    %store/vec4 v0000000000d7a9a0_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000d7a860_0;
    %store/vec4 v0000000000d7a9a0_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_00000000008adda0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd55b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd5ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd6870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cd58d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd6af0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_00000000008adda0;
T_44 ;
    %wait E_0000000000cf2170;
    %load/vec4 v0000000000cd51f0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000cd55b0_0, 0;
    %load/vec4 v0000000000cd51f0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000cd5ab0_0, 0;
    %load/vec4 v0000000000cd51f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000cd6870_0, 0;
    %load/vec4 v0000000000cd51f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000cd58d0_0, 0;
    %load/vec4 v0000000000cd5510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000cd5ab0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000cd5ab0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000cd6870_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000cd6870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000cd55b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000cd55b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000cd58d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000cd58d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000cd6870_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd5ab0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000cd6870_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd5ab0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000cd58d0_0;
    %load/vec4 v0000000000cd55b0_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000cd58d0_0;
    %load/vec4 v0000000000cd55b0_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000cd5ab0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd55b0_0;
    %load/vec4 v0000000000cd58d0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000cd5ab0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cd55b0_0;
    %load/vec4 v0000000000cd58d0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cd6af0_0, 0;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44;
    .scope S_00000000008adf30;
T_45 ;
    %wait E_0000000000cf48b0;
    %load/vec4 v0000000000cd5c90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cd62d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4cf0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cd4cf0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000000008ae0c0;
T_46 ;
    %wait E_0000000000cf44f0;
    %load/vec4 v0000000000cd65f0_0;
    %assign/vec4 v0000000000cd2930_0, 0;
    %load/vec4 v0000000000cd10d0_0;
    %assign/vec4 v0000000000cd13f0_0, 0;
    %load/vec4 v0000000000cd6410_0;
    %assign/vec4 v0000000000cd1b70_0, 0;
    %load/vec4 v0000000000cd64b0_0;
    %assign/vec4 v0000000000cd1670_0, 0;
    %load/vec4 v0000000000cd6730_0;
    %assign/vec4 v0000000000cd27f0_0, 0;
    %load/vec4 v0000000000cd6550_0;
    %assign/vec4 v0000000000cd1490_0, 0;
    %load/vec4 v0000000000cd6910_0;
    %assign/vec4 v0000000000cd1530_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000008e5590;
T_47 ;
    %wait E_0000000000cf4570;
    %load/vec4 v0000000000d79b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000d7a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000d79f00_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d7afe0_0;
    %store/vec4a v0000000000d79c80, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000d7afe0_0;
    %load/vec4a v0000000000d79c80, 4;
    %pad/u 32;
    %store/vec4 v0000000000d791e0_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000d7a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000d79f00_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000d7afe0_0;
    %store/vec4a v0000000000d79c80, 4, 0;
    %load/vec4 v0000000000d79f00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d79c80, 4, 0;
    %load/vec4 v0000000000d79f00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d79c80, 4, 0;
    %load/vec4 v0000000000d79f00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d79c80, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d79c80, 4;
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d79c80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d79c80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d7afe0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d79c80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d791e0_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000d7b6a0;
T_48 ;
    %wait E_0000000000cf46b0;
    %load/vec4 v0000000000d79460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000d7aae0_0;
    %store/vec4 v0000000000d79320_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000d7ab80_0;
    %store/vec4 v0000000000d79320_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00000000008af9a0;
T_49 ;
    %wait E_0000000000cf44f0;
    %load/vec4 v0000000000d720b0_0;
    %assign/vec4 v0000000000d71430_0, 0;
    %load/vec4 v0000000000d72830_0;
    %assign/vec4 v0000000000d716b0_0, 0;
    %load/vec4 v0000000000d711b0_0;
    %assign/vec4 v0000000000d72a10_0, 0;
    %load/vec4 v0000000000d71390_0;
    %assign/vec4 v0000000000d723d0_0, 0;
    %load/vec4 v0000000000d72290_0;
    %assign/vec4 v0000000000d72790_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000d7bb50;
T_50 ;
    %wait E_0000000000cf4df0;
    %load/vec4 v0000000000d7e0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000d793c0_0;
    %store/vec4 v0000000000d7d6a0_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000d7d2e0_0;
    %store/vec4 v0000000000d7d6a0_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000000000089fda0;
T_51 ;
    %wait E_0000000000cf4970;
    %load/vec4 v0000000000d79a00_0;
    %load/vec4 v0000000000d7a2c0_0;
    %load/vec4 v0000000000d79280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d79aa0_0;
    %load/vec4 v0000000000d79280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d79be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d7a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d79780_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d79be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d7a7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d79780_0, 0, 1;
T_51.1 ;
    %load/vec4 v0000000000d7a540_0;
    %load/vec4 v0000000000d7a2c0_0;
    %load/vec4 v0000000000d79280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d79aa0_0;
    %load/vec4 v0000000000d79280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d7acc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d79dc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d79e60_0, 0, 2;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0000000000d79d20_0;
    %load/vec4 v0000000000d7a2c0_0;
    %load/vec4 v0000000000d79fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d79aa0_0;
    %load/vec4 v0000000000d79fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d7acc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d79dc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d79e60_0, 0, 2;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0000000000d7a040_0;
    %load/vec4 v0000000000d7a2c0_0;
    %load/vec4 v0000000000d7ac20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d79aa0_0;
    %load/vec4 v0000000000d7ac20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d7acc0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d79dc0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d79e60_0, 0, 2;
    %jmp T_51.7;
T_51.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d7acc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d79dc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d79e60_0, 0, 2;
T_51.7 ;
T_51.5 ;
T_51.3 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000d1b240;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d9c970_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000d1b240;
T_53 ;
    %vpi_func 2 81 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d9dc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97f30_0, 0, 32;
T_53.0 ;
    %vpi_func 2 83 "$feof" 32, v0000000000d9dc30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 84 "$fscanf" 32, v0000000000d9dc30_0, "%b", v0000000000d9c790_0 {0 0 0};
    %store/vec4 v0000000000d9c510_0, 0, 32;
    %load/vec4 v0000000000d9c790_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d97f30_0;
    %store/vec4a v0000000000d7da60, 4, 0;
    %load/vec4 v0000000000d97f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97f30_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 89 "$fclose", v0000000000d9dc30_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d9a050_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d9a050_0;
    %store/vec4 v0000000000d97f30_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000d1b240;
T_54 ;
    %vpi_func 2 97 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d9dc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97f30_0, 0, 32;
T_54.0 ;
    %vpi_func 2 99 "$feof" 32, v0000000000d9dc30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 100 "$fscanf" 32, v0000000000d9dc30_0, "%b", v0000000000d9c790_0 {0 0 0};
    %store/vec4 v0000000000d9c510_0, 0, 32;
    %load/vec4 v0000000000d9c790_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d97f30_0;
    %store/vec4a v0000000000d79c80, 4, 0;
    %load/vec4 v0000000000d97f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d97f30_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 105 "$fclose", v0000000000d9dc30_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d9a0f0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d9a0f0_0;
    %store/vec4 v0000000000d97f30_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000d1b240;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d9de10_0, 0, 1;
    %pushi/vec4 18, 0, 32;
T_55.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_55.1, 5;
    %jmp/1 T_55.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000d9de10_0;
    %inv;
    %store/vec4 v0000000000d9de10_0, 0, 1;
    %jmp T_55.0;
T_55.1 ;
    %pop/vec4 1;
    %end;
    .thread T_55;
    .scope S_0000000000d1b240;
T_56 ;
    %fork t_1, S_0000000000d1b240;
    %fork t_2, S_0000000000d1b240;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d996f0_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d996f0_0, 0, 1;
    %end;
    .scope S_0000000000d1b240;
t_0 ;
    %end;
    .thread T_56;
    .scope S_0000000000d1b240;
T_57 ;
    %vpi_call 2 283 "$display", "\012\012PC      Destino        Data Ram                   DRO                      IDLD   EXLD    MLD  WBLD/LDRF    R0    R1     R2      R3     R5      R15     ALU      MUX1_ID     MXSEA_S             PW" {0 0 0};
    %vpi_call 2 285 "$monitor", "%0d        %d       %d        %b        %0d       %0d      %0d        %0d       %0d      %0d      %0d       %0d      %0d       %0d        %0d        %0d         %0d     %b\012", v0000000000d98f70_0, v0000000000d99650_0, v0000000000d99470_0, v0000000000d97710_0, &PV<v0000000000d98390_0, 0, 1>, v0000000000d96a90_0, v0000000000d99dd0_0, v0000000000d99a10_0, v0000000000d7dba0_0, v0000000000d7c3e0_0, v0000000000d80d60_0, v0000000000d81800_0, v0000000000d80720_0, v0000000000d814e0_0, v0000000000d97990_0, v0000000000d9da50_0, v0000000000d96d10_0, v0000000000d99e70_0 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000000000d1b240;
T_58 ;
    %delay 20, 0;
    %vpi_call 2 303 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d9c970_0, 0, 32;
T_58.0 ;
    %load/vec4 v0000000000d9c970_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_58.1, 5;
    %load/vec4 v0000000000d9c970_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000000d79c80, 4;
    %load/vec4 v0000000000d9c970_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000000d79c80, 4;
    %load/vec4 v0000000000d9c970_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000000d79c80, 4;
    %vpi_call 2 307 "$display", "Data en Address %0d = %b %b %b %b  at time: %0d", v0000000000d9c970_0, &A<v0000000000d79c80, v0000000000d9c970_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8>, $time {3 0 0};
    %load/vec4 v0000000000d9c970_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000d9c970_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
