
normal_mice_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000112dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  08011470  08011470  00021470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a44  08011a44  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08011a44  08011a44  00021a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011a4c  08011a4c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011a4c  08011a4c  00021a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011a50  08011a50  00021a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08011a54  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001270  200001dc  08011c30  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000144c  08011c30  0003144c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba16  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ac2  00000000  00000000  0004bc22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  000506e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001728  00000000  00000000  00052060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002781d  00000000  00000000  00053788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002463b  00000000  00000000  0007afa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df9fb  00000000  00000000  0009f5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017efdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007af8  00000000  00000000  0017f02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011454 	.word	0x08011454

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08011454 	.word	0x08011454

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <control_test_motor>:

char modeacc;
volatile char g_acc_flag;

void control_test_motor(uint8_t WallMode)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
	MOTOR_MODE mode;
//	mode.WallControlMode=0;
	mode.WallControlMode=WallMode;
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	723b      	strb	r3, [r7, #8]
	mode.WallControlStatus=0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	727b      	strb	r3, [r7, #9]
	mode.WallCutMode=0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	72fb      	strb	r3, [r7, #11]
	mode.calMazeMode=0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	72bb      	strb	r3, [r7, #10]
	pl_motor_standby(1);
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f001 fb6e 	bl	8002688 <pl_motor_standby>
	pl_motor_start();
 8000fac:	f001 fbd6 	bl	800275c <pl_motor_start>

//	float v_e=straight_table(-180, -100, -100, -500, 7000, mode);
	float v_e=straight_table(540, 200, 200, 600, 7000, mode);
 8000fb0:	68b8      	ldr	r0, [r7, #8]
 8000fb2:	ed9f 2a18 	vldr	s4, [pc, #96]	; 8001014 <control_test_motor+0x88>
 8000fb6:	eddf 1a18 	vldr	s3, [pc, #96]	; 8001018 <control_test_motor+0x8c>
 8000fba:	ed9f 1a18 	vldr	s2, [pc, #96]	; 800101c <control_test_motor+0x90>
 8000fbe:	eddf 0a17 	vldr	s1, [pc, #92]	; 800101c <control_test_motor+0x90>
 8000fc2:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8001020 <control_test_motor+0x94>
 8000fc6:	f000 fddf 	bl	8001b88 <straight_table>
 8000fca:	ed87 0a03 	vstr	s0, [r7, #12]

//	float v_e=straight_table(180, 150, 600, 600, 7000);
//	slalom_table(v_e,90, 0, 0, 400, 7000);
//	v_e=straight_table(180, v_e, 150, 600, 7000);
	pl_motor_stop();
 8000fce:	f001 fbd9 	bl	8002784 <pl_motor_stop>
	HAL_Delay(500);
 8000fd2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fd6:	f007 fe97 	bl	8008d08 <HAL_Delay>

	pl_motor_start();
 8000fda:	f001 fbbf 	bl	800275c <pl_motor_start>
	v_e=turning_table(360, 240, 240, 600, 7000);
 8000fde:	ed9f 2a0d 	vldr	s4, [pc, #52]	; 8001014 <control_test_motor+0x88>
 8000fe2:	eddf 1a0d 	vldr	s3, [pc, #52]	; 8001018 <control_test_motor+0x8c>
 8000fe6:	ed9f 1a0f 	vldr	s2, [pc, #60]	; 8001024 <control_test_motor+0x98>
 8000fea:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8001024 <control_test_motor+0x98>
 8000fee:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8001028 <control_test_motor+0x9c>
 8000ff2:	f000 fec3 	bl	8001d7c <turning_table>
 8000ff6:	ed87 0a03 	vstr	s0, [r7, #12]

	pl_motor_stop();
 8000ffa:	f001 fbc3 	bl	8002784 <pl_motor_stop>
	HAL_Delay(500);
 8000ffe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001002:	f007 fe81 	bl	8008d08 <HAL_Delay>
	pl_motor_standby(0);
 8001006:	2000      	movs	r0, #0
 8001008:	f001 fb3e 	bl	8002688 <pl_motor_standby>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	45dac000 	.word	0x45dac000
 8001018:	44160000 	.word	0x44160000
 800101c:	43480000 	.word	0x43480000
 8001020:	44070000 	.word	0x44070000
 8001024:	43700000 	.word	0x43700000
 8001028:	43b40000 	.word	0x43b40000

0800102c <control_test_motor2>:

void control_test_motor2(uint8_t turn_mode,uint8_t WallMode)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	460a      	mov	r2, r1
 8001036:	71fb      	strb	r3, [r7, #7]
 8001038:	4613      	mov	r3, r2
 800103a:	71bb      	strb	r3, [r7, #6]
	MOTOR_MODE mode;
//	mode.WallControlMode=0;
	mode.WallControlMode=WallMode;
 800103c:	79bb      	ldrb	r3, [r7, #6]
 800103e:	733b      	strb	r3, [r7, #12]
	mode.WallControlStatus=0;
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
	mode.WallCutMode=0;
 8001044:	2300      	movs	r3, #0
 8001046:	73fb      	strb	r3, [r7, #15]
	mode.calMazeMode=0;
 8001048:	2300      	movs	r3, #0
 800104a:	73bb      	strb	r3, [r7, #14]

	pl_motor_start();
 800104c:	f001 fb86 	bl	800275c <pl_motor_start>

if(turn_mode==0){
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10d      	bne.n	8001072 <control_test_motor2+0x46>
	straight_table(540, 100, 100, 600, 7000, mode);
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	ed9f 2a1b 	vldr	s4, [pc, #108]	; 80010c8 <control_test_motor2+0x9c>
 800105c:	eddf 1a1b 	vldr	s3, [pc, #108]	; 80010cc <control_test_motor2+0xa0>
 8001060:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 80010d0 <control_test_motor2+0xa4>
 8001064:	eddf 0a1a 	vldr	s1, [pc, #104]	; 80010d0 <control_test_motor2+0xa4>
 8001068:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 80010d4 <control_test_motor2+0xa8>
 800106c:	f000 fd8c 	bl	8001b88 <straight_table>
 8001070:	e01c      	b.n	80010ac <control_test_motor2+0x80>
}else if (turn_mode==1){
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d10c      	bne.n	8001092 <control_test_motor2+0x66>
	turning_table(360*5, 120, 120, 600, 7000);
 8001078:	ed9f 2a13 	vldr	s4, [pc, #76]	; 80010c8 <control_test_motor2+0x9c>
 800107c:	eddf 1a13 	vldr	s3, [pc, #76]	; 80010cc <control_test_motor2+0xa0>
 8001080:	ed9f 1a15 	vldr	s2, [pc, #84]	; 80010d8 <control_test_motor2+0xac>
 8001084:	eddf 0a14 	vldr	s1, [pc, #80]	; 80010d8 <control_test_motor2+0xac>
 8001088:	ed9f 0a14 	vldr	s0, [pc, #80]	; 80010dc <control_test_motor2+0xb0>
 800108c:	f000 fe76 	bl	8001d7c <turning_table>
 8001090:	e00c      	b.n	80010ac <control_test_motor2+0x80>
}else{
	straight_table(BACK_TO_CENTER, 100, 100, 600, 7000, mode);
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	ed9f 2a0c 	vldr	s4, [pc, #48]	; 80010c8 <control_test_motor2+0x9c>
 8001098:	eddf 1a0c 	vldr	s3, [pc, #48]	; 80010cc <control_test_motor2+0xa0>
 800109c:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 80010d0 <control_test_motor2+0xa4>
 80010a0:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80010d0 <control_test_motor2+0xa4>
 80010a4:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80010e0 <control_test_motor2+0xb4>
 80010a8:	f000 fd6e 	bl	8001b88 <straight_table>
}

	pl_motor_stop();
 80010ac:	f001 fb6a 	bl	8002784 <pl_motor_stop>
	HAL_Delay(500);
 80010b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010b4:	f007 fe28 	bl	8008d08 <HAL_Delay>
	pl_motor_standby(0);
 80010b8:	2000      	movs	r0, #0
 80010ba:	f001 fae5 	bl	8002688 <pl_motor_standby>
}
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	45dac000 	.word	0x45dac000
 80010cc:	44160000 	.word	0x44160000
 80010d0:	42c80000 	.word	0x42c80000
 80010d4:	44070000 	.word	0x44070000
 80010d8:	42f00000 	.word	0x42f00000
 80010dc:	44e10000 	.word	0x44e10000
 80010e0:	41f40000 	.word	0x41f40000

080010e4 <motor_init>:
/*						(pl_speaker_init)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void motor_init(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

	modeacc=0;
 80010e8:	4b05      	ldr	r3, [pc, #20]	; (8001100 <motor_init+0x1c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
	g_acc_flag=0;
 80010ee:	4b05      	ldr	r3, [pc, #20]	; (8001104 <motor_init+0x20>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]


}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000238 	.word	0x20000238
 8001104:	20000239 	.word	0x20000239

08001108 <interrupt_Motor>:



void interrupt_Motor(void){
 8001108:	b5b0      	push	{r4, r5, r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af02      	add	r7, sp, #8

	if (modeacc == 0) {
		//g_WallControl_mode=0;
		//g_acc_flag=0;
	}
	if (modeacc == 1) {
 800110e:	4bc4      	ldr	r3, [pc, #784]	; (8001420 <interrupt_Motor+0x318>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	f040 8088 	bne.w	8001228 <interrupt_Motor+0x120>
		g_TargetStraight.displacement += g_TargetStraight.velocity*INTERRUPT_TIME;// + g_TargetStraight.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8001118:	4bc2      	ldr	r3, [pc, #776]	; (8001424 <interrupt_Motor+0x31c>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fa13 	bl	8000548 <__aeabi_f2d>
 8001122:	4604      	mov	r4, r0
 8001124:	460d      	mov	r5, r1
 8001126:	4bbf      	ldr	r3, [pc, #764]	; (8001424 <interrupt_Motor+0x31c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fa0c 	bl	8000548 <__aeabi_f2d>
 8001130:	a3b5      	add	r3, pc, #724	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	f7ff fa5f 	bl	80005f8 <__aeabi_dmul>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4620      	mov	r0, r4
 8001140:	4629      	mov	r1, r5
 8001142:	f7ff f8a3 	bl	800028c <__adddf3>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	f7ff fd4b 	bl	8000be8 <__aeabi_d2f>
 8001152:	4603      	mov	r3, r0
 8001154:	4ab3      	ldr	r2, [pc, #716]	; (8001424 <interrupt_Motor+0x31c>)
 8001156:	6093      	str	r3, [r2, #8]
		g_TargetStraight.velocity += g_TargetStraight.acceleration*INTERRUPT_TIME;
 8001158:	4bb2      	ldr	r3, [pc, #712]	; (8001424 <interrupt_Motor+0x31c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff f9f3 	bl	8000548 <__aeabi_f2d>
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	4baf      	ldr	r3, [pc, #700]	; (8001424 <interrupt_Motor+0x31c>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f9ec 	bl	8000548 <__aeabi_f2d>
 8001170:	a3a5      	add	r3, pc, #660	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 8001172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001176:	f7ff fa3f 	bl	80005f8 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4620      	mov	r0, r4
 8001180:	4629      	mov	r1, r5
 8001182:	f7ff f883 	bl	800028c <__adddf3>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4610      	mov	r0, r2
 800118c:	4619      	mov	r1, r3
 800118e:	f7ff fd2b 	bl	8000be8 <__aeabi_d2f>
 8001192:	4603      	mov	r3, r0
 8001194:	4aa3      	ldr	r2, [pc, #652]	; (8001424 <interrupt_Motor+0x31c>)
 8001196:	6013      	str	r3, [r2, #0]
		g_TargetTurning.displacement += g_TargetTurning.velocity*INTERRUPT_TIME;// + g_TargetTurning.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8001198:	4ba3      	ldr	r3, [pc, #652]	; (8001428 <interrupt_Motor+0x320>)
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f9d3 	bl	8000548 <__aeabi_f2d>
 80011a2:	4604      	mov	r4, r0
 80011a4:	460d      	mov	r5, r1
 80011a6:	4ba0      	ldr	r3, [pc, #640]	; (8001428 <interrupt_Motor+0x320>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f9cc 	bl	8000548 <__aeabi_f2d>
 80011b0:	a395      	add	r3, pc, #596	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff fa1f 	bl	80005f8 <__aeabi_dmul>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4620      	mov	r0, r4
 80011c0:	4629      	mov	r1, r5
 80011c2:	f7ff f863 	bl	800028c <__adddf3>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff fd0b 	bl	8000be8 <__aeabi_d2f>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a94      	ldr	r2, [pc, #592]	; (8001428 <interrupt_Motor+0x320>)
 80011d6:	6093      	str	r3, [r2, #8]
		g_TargetTurning.velocity += g_TargetTurning.acceleration*INTERRUPT_TIME;
 80011d8:	4b93      	ldr	r3, [pc, #588]	; (8001428 <interrupt_Motor+0x320>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f9b3 	bl	8000548 <__aeabi_f2d>
 80011e2:	4604      	mov	r4, r0
 80011e4:	460d      	mov	r5, r1
 80011e6:	4b90      	ldr	r3, [pc, #576]	; (8001428 <interrupt_Motor+0x320>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9ac 	bl	8000548 <__aeabi_f2d>
 80011f0:	a385      	add	r3, pc, #532	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 80011f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f6:	f7ff f9ff 	bl	80005f8 <__aeabi_dmul>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4620      	mov	r0, r4
 8001200:	4629      	mov	r1, r5
 8001202:	f7ff f843 	bl	800028c <__adddf3>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff fceb 	bl	8000be8 <__aeabi_d2f>
 8001212:	4603      	mov	r3, r0
 8001214:	4a84      	ldr	r2, [pc, #528]	; (8001428 <interrupt_Motor+0x320>)
 8001216:	6013      	str	r3, [r2, #0]
		cal_table(g_TrapezoidStraight,&g_TargetStraight);
 8001218:	4b84      	ldr	r3, [pc, #528]	; (800142c <interrupt_Motor+0x324>)
 800121a:	4a82      	ldr	r2, [pc, #520]	; (8001424 <interrupt_Motor+0x31c>)
 800121c:	9201      	str	r2, [sp, #4]
 800121e:	691a      	ldr	r2, [r3, #16]
 8001220:	9200      	str	r2, [sp, #0]
 8001222:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001224:	f000 f962 	bl	80014ec <cal_table>
	}
	if (modeacc == 2){
 8001228:	4b7d      	ldr	r3, [pc, #500]	; (8001420 <interrupt_Motor+0x318>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b02      	cmp	r3, #2
 800122e:	f040 808b 	bne.w	8001348 <interrupt_Motor+0x240>
		g_WallControl_mode=0;
 8001232:	4b7f      	ldr	r3, [pc, #508]	; (8001430 <interrupt_Motor+0x328>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
		g_TargetStraight.displacement += g_TargetStraight.velocity*INTERRUPT_TIME;// + g_TargetStraight.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 8001238:	4b7a      	ldr	r3, [pc, #488]	; (8001424 <interrupt_Motor+0x31c>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f983 	bl	8000548 <__aeabi_f2d>
 8001242:	4604      	mov	r4, r0
 8001244:	460d      	mov	r5, r1
 8001246:	4b77      	ldr	r3, [pc, #476]	; (8001424 <interrupt_Motor+0x31c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff f97c 	bl	8000548 <__aeabi_f2d>
 8001250:	a36d      	add	r3, pc, #436	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff f9cf 	bl	80005f8 <__aeabi_dmul>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4620      	mov	r0, r4
 8001260:	4629      	mov	r1, r5
 8001262:	f7ff f813 	bl	800028c <__adddf3>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f7ff fcbb 	bl	8000be8 <__aeabi_d2f>
 8001272:	4603      	mov	r3, r0
 8001274:	4a6b      	ldr	r2, [pc, #428]	; (8001424 <interrupt_Motor+0x31c>)
 8001276:	6093      	str	r3, [r2, #8]
		g_TargetStraight.velocity += g_TargetStraight.acceleration*INTERRUPT_TIME;
 8001278:	4b6a      	ldr	r3, [pc, #424]	; (8001424 <interrupt_Motor+0x31c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f963 	bl	8000548 <__aeabi_f2d>
 8001282:	4604      	mov	r4, r0
 8001284:	460d      	mov	r5, r1
 8001286:	4b67      	ldr	r3, [pc, #412]	; (8001424 <interrupt_Motor+0x31c>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f95c 	bl	8000548 <__aeabi_f2d>
 8001290:	a35d      	add	r3, pc, #372	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 8001292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001296:	f7ff f9af 	bl	80005f8 <__aeabi_dmul>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	4620      	mov	r0, r4
 80012a0:	4629      	mov	r1, r5
 80012a2:	f7fe fff3 	bl	800028c <__adddf3>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4610      	mov	r0, r2
 80012ac:	4619      	mov	r1, r3
 80012ae:	f7ff fc9b 	bl	8000be8 <__aeabi_d2f>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4a5b      	ldr	r2, [pc, #364]	; (8001424 <interrupt_Motor+0x31c>)
 80012b6:	6013      	str	r3, [r2, #0]
		g_TargetTurning.displacement += g_TargetTurning.velocity*INTERRUPT_TIME;// + g_TargetTurning.acceleration*INTERRUPT_TIME*INTERRUPT_TIME/2;
 80012b8:	4b5b      	ldr	r3, [pc, #364]	; (8001428 <interrupt_Motor+0x320>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff f943 	bl	8000548 <__aeabi_f2d>
 80012c2:	4604      	mov	r4, r0
 80012c4:	460d      	mov	r5, r1
 80012c6:	4b58      	ldr	r3, [pc, #352]	; (8001428 <interrupt_Motor+0x320>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff f93c 	bl	8000548 <__aeabi_f2d>
 80012d0:	a34d      	add	r3, pc, #308	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	f7ff f98f 	bl	80005f8 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4620      	mov	r0, r4
 80012e0:	4629      	mov	r1, r5
 80012e2:	f7fe ffd3 	bl	800028c <__adddf3>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fc7b 	bl	8000be8 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4a4c      	ldr	r2, [pc, #304]	; (8001428 <interrupt_Motor+0x320>)
 80012f6:	6093      	str	r3, [r2, #8]
		g_TargetTurning.velocity += g_TargetTurning.acceleration*INTERRUPT_TIME;
 80012f8:	4b4b      	ldr	r3, [pc, #300]	; (8001428 <interrupt_Motor+0x320>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f923 	bl	8000548 <__aeabi_f2d>
 8001302:	4604      	mov	r4, r0
 8001304:	460d      	mov	r5, r1
 8001306:	4b48      	ldr	r3, [pc, #288]	; (8001428 <interrupt_Motor+0x320>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f91c 	bl	8000548 <__aeabi_f2d>
 8001310:	a33d      	add	r3, pc, #244	; (adr r3, 8001408 <interrupt_Motor+0x300>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	f7ff f96f 	bl	80005f8 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4620      	mov	r0, r4
 8001320:	4629      	mov	r1, r5
 8001322:	f7fe ffb3 	bl	800028c <__adddf3>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4610      	mov	r0, r2
 800132c:	4619      	mov	r1, r3
 800132e:	f7ff fc5b 	bl	8000be8 <__aeabi_d2f>
 8001332:	4603      	mov	r3, r0
 8001334:	4a3c      	ldr	r2, [pc, #240]	; (8001428 <interrupt_Motor+0x320>)
 8001336:	6013      	str	r3, [r2, #0]
		cal_table(g_TrapezoidTurning,&g_TargetTurning);
 8001338:	4b3e      	ldr	r3, [pc, #248]	; (8001434 <interrupt_Motor+0x32c>)
 800133a:	4a3b      	ldr	r2, [pc, #236]	; (8001428 <interrupt_Motor+0x320>)
 800133c:	9201      	str	r2, [sp, #4]
 800133e:	691a      	ldr	r2, [r3, #16]
 8001340:	9200      	str	r2, [sp, #0]
 8001342:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001344:	f000 f8d2 	bl	80014ec <cal_table>
	}
	float PID_wall = calWallConrol();
 8001348:	f000 ffba 	bl	80022c0 <calWallConrol>
 800134c:	ed87 0a03 	vstr	s0, [r7, #12]
	float velocity_l = g_TargetStraight.velocity + g_TargetTurning.velocity * TREAD_WIDTH / 2 * M_PI / 180 + PID_wall;
 8001350:	4b34      	ldr	r3, [pc, #208]	; (8001424 <interrupt_Motor+0x31c>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f8f7 	bl	8000548 <__aeabi_f2d>
 800135a:	4604      	mov	r4, r0
 800135c:	460d      	mov	r5, r1
 800135e:	4b32      	ldr	r3, [pc, #200]	; (8001428 <interrupt_Motor+0x320>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f8f0 	bl	8000548 <__aeabi_f2d>
 8001368:	a329      	add	r3, pc, #164	; (adr r3, 8001410 <interrupt_Motor+0x308>)
 800136a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136e:	f7ff f943 	bl	80005f8 <__aeabi_dmul>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4610      	mov	r0, r2
 8001378:	4619      	mov	r1, r3
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001382:	f7ff fa63 	bl	800084c <__aeabi_ddiv>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4610      	mov	r0, r2
 800138c:	4619      	mov	r1, r3
 800138e:	a322      	add	r3, pc, #136	; (adr r3, 8001418 <interrupt_Motor+0x310>)
 8001390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001394:	f7ff f930 	bl	80005f8 <__aeabi_dmul>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4610      	mov	r0, r2
 800139e:	4619      	mov	r1, r3
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	4b24      	ldr	r3, [pc, #144]	; (8001438 <interrupt_Motor+0x330>)
 80013a6:	f7ff fa51 	bl	800084c <__aeabi_ddiv>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4620      	mov	r0, r4
 80013b0:	4629      	mov	r1, r5
 80013b2:	f7fe ff6b 	bl	800028c <__adddf3>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
 80013be:	68f8      	ldr	r0, [r7, #12]
 80013c0:	f7ff f8c2 	bl	8000548 <__aeabi_f2d>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4620      	mov	r0, r4
 80013ca:	4629      	mov	r1, r5
 80013cc:	f7fe ff5e 	bl	800028c <__adddf3>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fc06 	bl	8000be8 <__aeabi_d2f>
 80013dc:	4603      	mov	r3, r0
 80013de:	60bb      	str	r3, [r7, #8]
		pl_motor_mode_L(velocity_l);
 80013e0:	ed97 0a02 	vldr	s0, [r7, #8]
 80013e4:	f001 f97c 	bl	80026e0 <pl_motor_mode_L>
		pl_motor_count_L(velocity_l);
 80013e8:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ec:	f001 f9da 	bl	80027a4 <pl_motor_count_L>
	float velocity_r = g_TargetStraight.velocity - g_TargetTurning.velocity * TREAD_WIDTH / 2 * M_PI / 180 - PID_wall;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <interrupt_Motor+0x31c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff f8a7 	bl	8000548 <__aeabi_f2d>
 80013fa:	4604      	mov	r4, r0
 80013fc:	460d      	mov	r5, r1
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <interrupt_Motor+0x320>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	e01b      	b.n	800143c <interrupt_Motor+0x334>
 8001404:	f3af 8000 	nop.w
 8001408:	d2f1a9fc 	.word	0xd2f1a9fc
 800140c:	3f50624d 	.word	0x3f50624d
 8001410:	147ae148 	.word	0x147ae148
 8001414:	405487ae 	.word	0x405487ae
 8001418:	54442d18 	.word	0x54442d18
 800141c:	400921fb 	.word	0x400921fb
 8001420:	20000238 	.word	0x20000238
 8001424:	200001f8 	.word	0x200001f8
 8001428:	20000204 	.word	0x20000204
 800142c:	20000210 	.word	0x20000210
 8001430:	2000039c 	.word	0x2000039c
 8001434:	20000224 	.word	0x20000224
 8001438:	40668000 	.word	0x40668000
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f883 	bl	8000548 <__aeabi_f2d>
 8001442:	a326      	add	r3, pc, #152	; (adr r3, 80014dc <interrupt_Motor+0x3d4>)
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	f7ff f8d6 	bl	80005f8 <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800145c:	f7ff f9f6 	bl	800084c <__aeabi_ddiv>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	a31e      	add	r3, pc, #120	; (adr r3, 80014e4 <interrupt_Motor+0x3dc>)
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	f7ff f8c3 	bl	80005f8 <__aeabi_dmul>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f04f 0200 	mov.w	r2, #0
 800147e:	4b16      	ldr	r3, [pc, #88]	; (80014d8 <interrupt_Motor+0x3d0>)
 8001480:	f7ff f9e4 	bl	800084c <__aeabi_ddiv>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	4620      	mov	r0, r4
 800148a:	4629      	mov	r1, r5
 800148c:	f7fe fefc 	bl	8000288 <__aeabi_dsub>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4614      	mov	r4, r2
 8001496:	461d      	mov	r5, r3
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f7ff f855 	bl	8000548 <__aeabi_f2d>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4620      	mov	r0, r4
 80014a4:	4629      	mov	r1, r5
 80014a6:	f7fe feef 	bl	8000288 <__aeabi_dsub>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	f7ff fb99 	bl	8000be8 <__aeabi_d2f>
 80014b6:	4603      	mov	r3, r0
 80014b8:	607b      	str	r3, [r7, #4]
	    pl_motor_mode_R(velocity_r);
 80014ba:	ed97 0a01 	vldr	s0, [r7, #4]
 80014be:	f001 f92f 	bl	8002720 <pl_motor_mode_R>
	    pl_motor_count_R(velocity_r);
 80014c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80014c6:	f001 f981 	bl	80027cc <pl_motor_count_R>



}
 80014ca:	bf00      	nop
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bdb0      	pop	{r4, r5, r7, pc}
 80014d2:	bf00      	nop
 80014d4:	f3af 8000 	nop.w
 80014d8:	40668000 	.word	0x40668000
 80014dc:	147ae148 	.word	0x147ae148
 80014e0:	405487ae 	.word	0x405487ae
 80014e4:	54442d18 	.word	0x54442d18
 80014e8:	400921fb 	.word	0x400921fb

080014ec <cal_table>:

void cal_table(TRAPEZOID input,TARGET *target){
 80014ec:	b084      	sub	sp, #16
 80014ee:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	f107 0420 	add.w	r4, r7, #32
 80014fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
float time_over;
if (input.displacement>=0){
 80014fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001502:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150a:	f2c0 819b 	blt.w	8001844 <cal_table+0x358>
	switch (g_acc_flag) {
 800150e:	4bcc      	ldr	r3, [pc, #816]	; (8001840 <cal_table+0x354>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b06      	cmp	r3, #6
 8001516:	f200 832e 	bhi.w	8001b76 <cal_table+0x68a>
 800151a:	a201      	add	r2, pc, #4	; (adr r2, 8001520 <cal_table+0x34>)
 800151c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001520:	08001b71 	.word	0x08001b71
 8001524:	0800153d 	.word	0x0800153d
 8001528:	080016af 	.word	0x080016af
 800152c:	080017cd 	.word	0x080017cd
 8001530:	08001b71 	.word	0x08001b71
 8001534:	080017f9 	.word	0x080017f9
 8001538:	0800181b 	.word	0x0800181b
	case 0:
		//FB
		break;
	case 1:
		//()
			if (target->velocity >= input.count_velocity){
 800153c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800153e:	ed93 7a00 	vldr	s14, [r3]
 8001542:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001546:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	db0a      	blt.n	8001566 <cal_table+0x7a>
				target->velocity = input.count_velocity;
 8001550:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001554:	601a      	str	r2, [r3, #0]
				target->acceleration = 0;
 8001556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001558:	f04f 0200 	mov.w	r2, #0
 800155c:	605a      	str	r2, [r3, #4]
				g_acc_flag=2;
 800155e:	4bb8      	ldr	r3, [pc, #736]	; (8001840 <cal_table+0x354>)
 8001560:	2202      	movs	r2, #2
 8001562:	701a      	strb	r2, [r3, #0]
				target->velocity -= input.acceleration*(2*time_over);

				target->acceleration = -input.acceleration;
				g_acc_flag=3;
			}
		break;
 8001564:	e307      	b.n	8001b76 <cal_table+0x68a>
			else if((input.displacement <= (2*target->velocity*target->velocity
 8001566:	ed97 7a08 	vldr	s14, [r7, #32]
 800156a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800156c:	edd3 7a00 	vldr	s15, [r3]
 8001570:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001576:	edd3 7a00 	vldr	s15, [r3]
 800157a:	ee66 6aa7 	vmul.f32	s13, s13, s15
					-input.start_velocity*input.start_velocity
 800157e:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 8001582:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001586:	ee66 7a27 	vmul.f32	s15, s12, s15
 800158a:	ee76 6ae7 	vsub.f32	s13, s13, s15
					-input.end_velocity*input.end_velocity)
 800158e:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8001592:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001596:	ee66 7a27 	vmul.f32	s15, s12, s15
 800159a:	ee76 7ae7 	vsub.f32	s15, s13, s15
					/2/input.acceleration)){
 800159e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80015a2:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80015a6:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80015aa:	eec6 7a26 	vdiv.f32	s15, s12, s13
			else if((input.displacement <= (2*target->velocity*target->velocity
 80015ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b6:	d900      	bls.n	80015ba <cal_table+0xce>
		break;
 80015b8:	e2dd      	b.n	8001b76 <cal_table+0x68a>
				time_over=((2*target->velocity*target->velocity
 80015ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80015c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015c6:	edd3 7a00 	vldr	s15, [r3]
 80015ca:	ee27 7a27 	vmul.f32	s14, s14, s15
						-input.start_velocity*input.start_velocity
 80015ce:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80015d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80015d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015da:	ee37 7a67 	vsub.f32	s14, s14, s15
						-input.end_velocity*input.end_velocity)
 80015de:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80015e2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80015e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ea:	ee77 7a67 	vsub.f32	s15, s14, s15
						/2/input.acceleration-input.displacement)/target->velocity;
 80015ee:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80015f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015f6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80015fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001602:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001608:	ed93 7a00 	vldr	s14, [r3]
				time_over=((2*target->velocity*target->velocity
 800160c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001610:	edc7 7a01 	vstr	s15, [r7, #4]
				target->displacement -= 1/2*INTERRUPT_TIME*input.acceleration*(2*time_over);
 8001614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ff95 	bl	8000548 <__aeabi_f2d>
 800161e:	4604      	mov	r4, r0
 8001620:	460d      	mov	r5, r1
 8001622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe ff8f 	bl	8000548 <__aeabi_f2d>
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	f04f 0300 	mov.w	r3, #0
 8001632:	f7fe ffe1 	bl	80005f8 <__aeabi_dmul>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4690      	mov	r8, r2
 800163c:	4699      	mov	r9, r3
 800163e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001642:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001646:	ee17 0a90 	vmov	r0, s15
 800164a:	f7fe ff7d 	bl	8000548 <__aeabi_f2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4640      	mov	r0, r8
 8001654:	4649      	mov	r1, r9
 8001656:	f7fe ffcf 	bl	80005f8 <__aeabi_dmul>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4620      	mov	r0, r4
 8001660:	4629      	mov	r1, r5
 8001662:	f7fe fe11 	bl	8000288 <__aeabi_dsub>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fabb 	bl	8000be8 <__aeabi_d2f>
 8001672:	4602      	mov	r2, r0
 8001674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001676:	609a      	str	r2, [r3, #8]
				target->velocity -= input.acceleration*(2*time_over);
 8001678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800167a:	ed93 7a00 	vldr	s14, [r3]
 800167e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001682:	edd7 7a01 	vldr	s15, [r7, #4]
 8001686:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800168a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800168e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001694:	edc3 7a00 	vstr	s15, [r3]
				target->acceleration = -input.acceleration;
 8001698:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800169c:	eef1 7a67 	vneg.f32	s15, s15
 80016a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016a2:	edc3 7a01 	vstr	s15, [r3, #4]
				g_acc_flag=3;
 80016a6:	4b66      	ldr	r3, [pc, #408]	; (8001840 <cal_table+0x354>)
 80016a8:	2203      	movs	r2, #3
 80016aa:	701a      	strb	r2, [r3, #0]
		break;
 80016ac:	e263      	b.n	8001b76 <cal_table+0x68a>
	case 2:
		//
		if (input.displacement-target->displacement <=
 80016ae:	ed97 7a08 	vldr	s14, [r7, #32]
 80016b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80016b8:	ee37 7a67 	vsub.f32	s14, s14, s15
				(input.count_velocity*input.count_velocity
 80016bc:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80016c0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80016c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2/input.acceleration) {
 80016c8:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 80016cc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80016d0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016d4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016d8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80016dc:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80016e0:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80016e4:	eec6 7a26 	vdiv.f32	s15, s12, s13
		if (input.displacement-target->displacement <=
 80016e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f0:	d900      	bls.n	80016f4 <cal_table+0x208>
			target->velocity -= input.acceleration*(time_over);

			target->acceleration = -input.acceleration;
			g_acc_flag=3;
		}
		break;
 80016f2:	e240      	b.n	8001b76 <cal_table+0x68a>
			time_over=(target->displacement+(input.count_velocity*input.count_velocity
 80016f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80016fa:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80016fe:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001702:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2
 8001706:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 800170a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800170e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001712:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001716:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800171a:	ee87 6aa6 	vdiv.f32	s12, s15, s13
						/input.acceleration-input.displacement)/target->velocity;
 800171e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001722:	eec6 7a26 	vdiv.f32	s15, s12, s13
			time_over=(target->displacement+(input.count_velocity*input.count_velocity
 8001726:	ee37 7a27 	vadd.f32	s14, s14, s15
						/input.acceleration-input.displacement)/target->velocity;
 800172a:	edd7 7a08 	vldr	s15, [r7, #32]
 800172e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001734:	ed93 7a00 	vldr	s14, [r3]
			time_over=(target->displacement+(input.count_velocity*input.count_velocity
 8001738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173c:	edc7 7a01 	vstr	s15, [r7, #4]
			target->displacement -= 1/2*INTERRUPT_TIME*input.acceleration*time_over;
 8001740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe feff 	bl	8000548 <__aeabi_f2d>
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fef9 	bl	8000548 <__aeabi_f2d>
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	f7fe ff4b 	bl	80005f8 <__aeabi_dmul>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	4690      	mov	r8, r2
 8001768:	4699      	mov	r9, r3
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7fe feec 	bl	8000548 <__aeabi_f2d>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4640      	mov	r0, r8
 8001776:	4649      	mov	r1, r9
 8001778:	f7fe ff3e 	bl	80005f8 <__aeabi_dmul>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4620      	mov	r0, r4
 8001782:	4629      	mov	r1, r5
 8001784:	f7fe fd80 	bl	8000288 <__aeabi_dsub>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4610      	mov	r0, r2
 800178e:	4619      	mov	r1, r3
 8001790:	f7ff fa2a 	bl	8000be8 <__aeabi_d2f>
 8001794:	4602      	mov	r2, r0
 8001796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001798:	609a      	str	r2, [r3, #8]
			target->velocity -= input.acceleration*(time_over);
 800179a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800179c:	ed93 7a00 	vldr	s14, [r3]
 80017a0:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80017a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80017a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b2:	edc3 7a00 	vstr	s15, [r3]
			target->acceleration = -input.acceleration;
 80017b6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80017ba:	eef1 7a67 	vneg.f32	s15, s15
 80017be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c0:	edc3 7a01 	vstr	s15, [r3, #4]
			g_acc_flag=3;
 80017c4:	4b1e      	ldr	r3, [pc, #120]	; (8001840 <cal_table+0x354>)
 80017c6:	2203      	movs	r2, #3
 80017c8:	701a      	strb	r2, [r3, #0]
		break;
 80017ca:	e1d4      	b.n	8001b76 <cal_table+0x68a>
	case 3:
		//()
		if (target->velocity <= input.end_velocity){
 80017cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ce:	ed93 7a00 	vldr	s14, [r3]
 80017d2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80017d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	d900      	bls.n	80017e2 <cal_table+0x2f6>
			target->velocity = input.end_velocity;
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 80017e0:	e1c9      	b.n	8001b76 <cal_table+0x68a>
			target->velocity = input.end_velocity;
 80017e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017e6:	601a      	str	r2, [r3, #0]
			target->acceleration = 0;
 80017e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ea:	f04f 0200 	mov.w	r2, #0
 80017ee:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 80017f0:	4b13      	ldr	r3, [pc, #76]	; (8001840 <cal_table+0x354>)
 80017f2:	2204      	movs	r2, #4
 80017f4:	701a      	strb	r2, [r3, #0]
		break;
 80017f6:	e1be      	b.n	8001b76 <cal_table+0x68a>
	case 4:
		//(0)
		break;
	case 5:
		//
		if (target->displacement >= input.displacement){
 80017f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017fa:	ed93 7a02 	vldr	s14, [r3, #8]
 80017fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001802:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180a:	db06      	blt.n	800181a <cal_table+0x32e>
			target->acceleration = 0;
 800180c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8001814:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <cal_table+0x354>)
 8001816:	2204      	movs	r2, #4
 8001818:	701a      	strb	r2, [r3, #0]
		}
	case 6:
		//
		if (target->displacement >= input.displacement){
 800181a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800181c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001820:	edd7 7a08 	vldr	s15, [r7, #32]
 8001824:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182c:	da00      	bge.n	8001830 <cal_table+0x344>
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 800182e:	e1a2      	b.n	8001b76 <cal_table+0x68a>
			target->acceleration = 0;
 8001830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8001838:	4b01      	ldr	r3, [pc, #4]	; (8001840 <cal_table+0x354>)
 800183a:	2204      	movs	r2, #4
 800183c:	701a      	strb	r2, [r3, #0]
		break;
 800183e:	e19a      	b.n	8001b76 <cal_table+0x68a>
 8001840:	20000239 	.word	0x20000239
	}
}else{
	switch (g_acc_flag) {
 8001844:	4bcf      	ldr	r3, [pc, #828]	; (8001b84 <cal_table+0x698>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b06      	cmp	r3, #6
 800184c:	f200 8193 	bhi.w	8001b76 <cal_table+0x68a>
 8001850:	a201      	add	r2, pc, #4	; (adr r2, 8001858 <cal_table+0x36c>)
 8001852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001856:	bf00      	nop
 8001858:	08001b75 	.word	0x08001b75
 800185c:	08001875 	.word	0x08001875
 8001860:	080019e7 	.word	0x080019e7
 8001864:	08001afd 	.word	0x08001afd
 8001868:	08001b29 	.word	0x08001b29
 800186c:	08001b29 	.word	0x08001b29
 8001870:	08001b4b 	.word	0x08001b4b
	case 0:
		//FB
		break;
	case 1:
		//()
			if (target->velocity <= input.count_velocity){
 8001874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001876:	ed93 7a00 	vldr	s14, [r3]
 800187a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800187e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001886:	d80a      	bhi.n	800189e <cal_table+0x3b2>
				target->velocity = input.count_velocity;
 8001888:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800188a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800188c:	601a      	str	r2, [r3, #0]
				target->acceleration = 0;
 800188e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001890:	f04f 0200 	mov.w	r2, #0
 8001894:	605a      	str	r2, [r3, #4]
				g_acc_flag=2;
 8001896:	4bbb      	ldr	r3, [pc, #748]	; (8001b84 <cal_table+0x698>)
 8001898:	2202      	movs	r2, #2
 800189a:	701a      	strb	r2, [r3, #0]
				target->velocity += input.acceleration*(2*time_over);

				target->acceleration = input.acceleration;
				g_acc_flag=3;
			}
		break;
 800189c:	e16b      	b.n	8001b76 <cal_table+0x68a>
			else if((-input.displacement <= (2*target->velocity*target->velocity
 800189e:	edd7 7a08 	vldr	s15, [r7, #32]
 80018a2:	eeb1 7a67 	vneg.f32	s14, s15
 80018a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a8:	edd3 7a00 	vldr	s15, [r3]
 80018ac:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80018b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	ee66 6aa7 	vmul.f32	s13, s13, s15
					-input.start_velocity*input.start_velocity
 80018ba:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 80018be:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80018c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018c6:	ee76 6ae7 	vsub.f32	s13, s13, s15
					-input.end_velocity*input.end_velocity)
 80018ca:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 80018ce:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018d2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018d6:	ee76 7ae7 	vsub.f32	s15, s13, s15
					/2/input.acceleration)){
 80018da:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80018de:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80018e2:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80018e6:	eec6 7a26 	vdiv.f32	s15, s12, s13
			else if((-input.displacement <= (2*target->velocity*target->velocity
 80018ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f2:	d900      	bls.n	80018f6 <cal_table+0x40a>
		break;
 80018f4:	e13f      	b.n	8001b76 <cal_table+0x68a>
				time_over=(-(2*target->velocity*target->velocity
 80018f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f8:	edd3 7a00 	vldr	s15, [r3]
 80018fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	ee27 7a27 	vmul.f32	s14, s14, s15
						-input.start_velocity*input.start_velocity
 800190a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800190e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001916:	ee37 7a67 	vsub.f32	s14, s14, s15
						-input.end_velocity*input.end_velocity)
 800191a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800191e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001926:	ee77 7a67 	vsub.f32	s15, s14, s15
				time_over=(-(2*target->velocity*target->velocity
 800192a:	eef1 7a67 	vneg.f32	s15, s15
						/2/input.acceleration-input.displacement)/target->velocity;
 800192e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001932:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001936:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800193a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800193e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001942:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001948:	ed93 7a00 	vldr	s14, [r3]
				time_over=(-(2*target->velocity*target->velocity
 800194c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001950:	edc7 7a01 	vstr	s15, [r7, #4]
				target->displacement += 1/2*INTERRUPT_TIME*input.acceleration*(2*time_over);
 8001954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fdf5 	bl	8000548 <__aeabi_f2d>
 800195e:	4604      	mov	r4, r0
 8001960:	460d      	mov	r5, r1
 8001962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fdef 	bl	8000548 <__aeabi_f2d>
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	f7fe fe41 	bl	80005f8 <__aeabi_dmul>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4690      	mov	r8, r2
 800197c:	4699      	mov	r9, r3
 800197e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001982:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001986:	ee17 0a90 	vmov	r0, s15
 800198a:	f7fe fddd 	bl	8000548 <__aeabi_f2d>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4640      	mov	r0, r8
 8001994:	4649      	mov	r1, r9
 8001996:	f7fe fe2f 	bl	80005f8 <__aeabi_dmul>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4620      	mov	r0, r4
 80019a0:	4629      	mov	r1, r5
 80019a2:	f7fe fc73 	bl	800028c <__adddf3>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	f7ff f91b 	bl	8000be8 <__aeabi_d2f>
 80019b2:	4602      	mov	r2, r0
 80019b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019b6:	609a      	str	r2, [r3, #8]
				target->velocity += input.acceleration*(2*time_over);
 80019b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ba:	ed93 7a00 	vldr	s14, [r3]
 80019be:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80019c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019c6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019d4:	edc3 7a00 	vstr	s15, [r3]
				target->acceleration = input.acceleration;
 80019d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019dc:	605a      	str	r2, [r3, #4]
				g_acc_flag=3;
 80019de:	4b69      	ldr	r3, [pc, #420]	; (8001b84 <cal_table+0x698>)
 80019e0:	2203      	movs	r2, #3
 80019e2:	701a      	strb	r2, [r3, #0]
		break;
 80019e4:	e0c7      	b.n	8001b76 <cal_table+0x68a>
	case 2:
		//
		if (-input.displacement+target->displacement <=
 80019e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e8:	ed93 7a02 	vldr	s14, [r3, #8]
 80019ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80019f0:	ee37 7a67 	vsub.f32	s14, s14, s15
				(input.count_velocity*input.count_velocity
 80019f4:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80019f8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80019fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2/input.acceleration) {
 8001a00:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8001a04:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a08:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a0c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001a10:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a14:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8001a18:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001a1c:	eec6 7a26 	vdiv.f32	s15, s12, s13
		if (-input.displacement+target->displacement <=
 8001a20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a28:	d900      	bls.n	8001a2c <cal_table+0x540>
			target->velocity += input.acceleration*(time_over);

			target->acceleration = input.acceleration;
			g_acc_flag=3;
		}
		break;
 8001a2a:	e0a4      	b.n	8001b76 <cal_table+0x68a>
			time_over=(target->displacement-(input.count_velocity*input.count_velocity
 8001a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a2e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a32:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001a36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001a3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
						-input.end_velocity*input.end_velocity)/2
 8001a3e:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
 8001a42:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a46:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a4a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001a4e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a52:	ee87 6aa6 	vdiv.f32	s12, s15, s13
						/input.acceleration-input.displacement)/target->velocity;
 8001a56:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001a5a:	eec6 7a26 	vdiv.f32	s15, s12, s13
			time_over=(target->displacement-(input.count_velocity*input.count_velocity
 8001a5e:	ee37 7a67 	vsub.f32	s14, s14, s15
						/input.acceleration-input.displacement)/target->velocity;
 8001a62:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a66:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a6c:	ed93 7a00 	vldr	s14, [r3]
			time_over=(target->displacement-(input.count_velocity*input.count_velocity
 8001a70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a74:	edc7 7a01 	vstr	s15, [r7, #4]
			target->displacement += 1/2*INTERRUPT_TIME*input.acceleration*time_over;
 8001a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fd63 	bl	8000548 <__aeabi_f2d>
 8001a82:	4604      	mov	r4, r0
 8001a84:	460d      	mov	r5, r1
 8001a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fd5d 	bl	8000548 <__aeabi_f2d>
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	f04f 0300 	mov.w	r3, #0
 8001a96:	f7fe fdaf 	bl	80005f8 <__aeabi_dmul>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4690      	mov	r8, r2
 8001aa0:	4699      	mov	r9, r3
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7fe fd50 	bl	8000548 <__aeabi_f2d>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4640      	mov	r0, r8
 8001aae:	4649      	mov	r1, r9
 8001ab0:	f7fe fda2 	bl	80005f8 <__aeabi_dmul>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4620      	mov	r0, r4
 8001aba:	4629      	mov	r1, r5
 8001abc:	f7fe fbe6 	bl	800028c <__adddf3>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f7ff f88e 	bl	8000be8 <__aeabi_d2f>
 8001acc:	4602      	mov	r2, r0
 8001ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ad0:	609a      	str	r2, [r3, #8]
			target->velocity += input.acceleration*(time_over);
 8001ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ad4:	ed93 7a00 	vldr	s14, [r3]
 8001ad8:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001adc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aea:	edc3 7a00 	vstr	s15, [r3]
			target->acceleration = input.acceleration;
 8001aee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af2:	605a      	str	r2, [r3, #4]
			g_acc_flag=3;
 8001af4:	4b23      	ldr	r3, [pc, #140]	; (8001b84 <cal_table+0x698>)
 8001af6:	2203      	movs	r2, #3
 8001af8:	701a      	strb	r2, [r3, #0]
		break;
 8001afa:	e03c      	b.n	8001b76 <cal_table+0x68a>
	case 3:
		//()
		if (target->velocity >= input.end_velocity){
 8001afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001afe:	ed93 7a00 	vldr	s14, [r3]
 8001b02:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001b06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0e:	da00      	bge.n	8001b12 <cal_table+0x626>
			target->velocity = input.end_velocity;
			target->acceleration = 0;
			g_acc_flag=4;
		}
		break;
 8001b10:	e031      	b.n	8001b76 <cal_table+0x68a>
			target->velocity = input.end_velocity;
 8001b12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b16:	601a      	str	r2, [r3, #0]
			target->acceleration = 0;
 8001b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8001b20:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <cal_table+0x698>)
 8001b22:	2204      	movs	r2, #4
 8001b24:	701a      	strb	r2, [r3, #0]
		break;
 8001b26:	e026      	b.n	8001b76 <cal_table+0x68a>
	case 4:
		//(0)
	case 5:
		//
		if (target->displacement <= input.displacement){
 8001b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b2a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b2e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3a:	d806      	bhi.n	8001b4a <cal_table+0x65e>
			target->acceleration = 0;
 8001b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b3e:	f04f 0200 	mov.w	r2, #0
 8001b42:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <cal_table+0x698>)
 8001b46:	2204      	movs	r2, #4
 8001b48:	701a      	strb	r2, [r3, #0]
		}
	case 6:
		//
		if (target->displacement <= input.displacement){
 8001b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b4c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b50:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5c:	d900      	bls.n	8001b60 <cal_table+0x674>
		}
	}

}

}
 8001b5e:	e00a      	b.n	8001b76 <cal_table+0x68a>
			target->acceleration = 0;
 8001b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	605a      	str	r2, [r3, #4]
			g_acc_flag=4;
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <cal_table+0x698>)
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	701a      	strb	r2, [r3, #0]
}
 8001b6e:	e002      	b.n	8001b76 <cal_table+0x68a>
		break;
 8001b70:	bf00      	nop
 8001b72:	e000      	b.n	8001b76 <cal_table+0x68a>
		break;
 8001b74:	bf00      	nop
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	e8bd 43b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, lr}
 8001b80:	b004      	add	sp, #16
 8001b82:	4770      	bx	lr
 8001b84:	20000239 	.word	0x20000239

08001b88 <straight_table>:


float straight_table(float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration,MOTOR_MODE mode) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001b92:	edc7 0a04 	vstr	s1, [r7, #16]
 8001b96:	ed87 1a03 	vstr	s2, [r7, #12]
 8001b9a:	edc7 1a02 	vstr	s3, [r7, #8]
 8001b9e:	ed87 2a01 	vstr	s4, [r7, #4]
 8001ba2:	6038      	str	r0, [r7, #0]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 8001ba4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ba8:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 8001bac:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bb0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001bb4:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 8001bb8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001bbc:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8001bc0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc8:	edc7 7a07 	vstr	s15, [r7, #28]

	g_WallControl_mode=mode.WallControlMode;
 8001bcc:	783a      	ldrb	r2, [r7, #0]
 8001bce:	4b65      	ldr	r3, [pc, #404]	; (8001d64 <straight_table+0x1dc>)
 8001bd0:	701a      	strb	r2, [r3, #0]
	//g_WallControlStatus=mode.WallControlStatus;
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 8001bd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bde:	d505      	bpl.n	8001bec <straight_table+0x64>
 8001be0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001be4:	eef1 7a67 	vneg.f32	s15, s15
 8001be8:	edc7 7a01 	vstr	s15, [r7, #4]

	g_TrapezoidStraight.displacement = input_displacement;
 8001bec:	4a5e      	ldr	r2, [pc, #376]	; (8001d68 <straight_table+0x1e0>)
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	6013      	str	r3, [r2, #0]
	g_TrapezoidStraight.start_velocity = input_start_velocity;
 8001bf2:	4a5d      	ldr	r2, [pc, #372]	; (8001d68 <straight_table+0x1e0>)
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	6053      	str	r3, [r2, #4]
	g_TrapezoidStraight.end_velocity = input_end_velocity;
 8001bf8:	4a5b      	ldr	r2, [pc, #364]	; (8001d68 <straight_table+0x1e0>)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	6093      	str	r3, [r2, #8]
	g_TrapezoidStraight.count_velocity = input_count_velocity;
 8001bfe:	4a5a      	ldr	r2, [pc, #360]	; (8001d68 <straight_table+0x1e0>)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	60d3      	str	r3, [r2, #12]
	g_TrapezoidStraight.acceleration = input_acceleration;
 8001c04:	4a58      	ldr	r2, [pc, #352]	; (8001d68 <straight_table+0x1e0>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){g_TargetStraight.acceleration = input_acceleration;
 8001c0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	db03      	blt.n	8001c20 <straight_table+0x98>
 8001c18:	4a54      	ldr	r2, [pc, #336]	; (8001d6c <straight_table+0x1e4>)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6053      	str	r3, [r2, #4]
 8001c1e:	e006      	b.n	8001c2e <straight_table+0xa6>
	}else{g_TargetStraight.acceleration = -input_acceleration;}
 8001c20:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c24:	eef1 7a67 	vneg.f32	s15, s15
 8001c28:	4b50      	ldr	r3, [pc, #320]	; (8001d6c <straight_table+0x1e4>)
 8001c2a:	edc3 7a01 	vstr	s15, [r3, #4]
	g_TargetStraight.velocity = input_start_velocity;
 8001c2e:	4a4f      	ldr	r2, [pc, #316]	; (8001d6c <straight_table+0x1e4>)
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	6013      	str	r3, [r2, #0]
	g_TargetStraight.displacement = 0;
 8001c34:	4b4d      	ldr	r3, [pc, #308]	; (8001d6c <straight_table+0x1e4>)
 8001c36:	f04f 0200 	mov.w	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
	g_TargetTurning.velocity = 0;
 8001c3c:	4b4c      	ldr	r3, [pc, #304]	; (8001d70 <straight_table+0x1e8>)
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
	g_TargetTurning.acceleration = 0;
 8001c44:	4b4a      	ldr	r3, [pc, #296]	; (8001d70 <straight_table+0x1e8>)
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	605a      	str	r2, [r3, #4]
	g_TargetTurning.displacement = 0;
 8001c4c:	4b48      	ldr	r3, [pc, #288]	; (8001d70 <straight_table+0x1e8>)
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]

	g_acc_flag=1;
 8001c54:	4b47      	ldr	r3, [pc, #284]	; (8001d74 <straight_table+0x1ec>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;g_TargetStraight.acceleration = input_acceleration;}
 8001c5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c66:	dd0e      	ble.n	8001c86 <straight_table+0xfe>
 8001c68:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c78:	dd05      	ble.n	8001c86 <straight_table+0xfe>
 8001c7a:	4b3e      	ldr	r3, [pc, #248]	; (8001d74 <straight_table+0x1ec>)
 8001c7c:	2205      	movs	r2, #5
 8001c7e:	701a      	strb	r2, [r3, #0]
 8001c80:	4a3a      	ldr	r2, [pc, #232]	; (8001d6c <straight_table+0x1e4>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;g_TargetStraight.acceleration = -input_acceleration;}
 8001c86:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	dd14      	ble.n	8001cbe <straight_table+0x136>
 8001c94:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c98:	eef1 7a67 	vneg.f32	s15, s15
 8001c9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ca0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca8:	d509      	bpl.n	8001cbe <straight_table+0x136>
 8001caa:	4b32      	ldr	r3, [pc, #200]	; (8001d74 <straight_table+0x1ec>)
 8001cac:	2206      	movs	r2, #6
 8001cae:	701a      	strb	r2, [r3, #0]
 8001cb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cb4:	eef1 7a67 	vneg.f32	s15, s15
 8001cb8:	4b2c      	ldr	r3, [pc, #176]	; (8001d6c <straight_table+0x1e4>)
 8001cba:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;g_TargetStraight.acceleration = -input_acceleration;}
 8001cbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cca:	d514      	bpl.n	8001cf6 <straight_table+0x16e>
 8001ccc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cd0:	eef1 7a67 	vneg.f32	s15, s15
 8001cd4:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce0:	dd09      	ble.n	8001cf6 <straight_table+0x16e>
 8001ce2:	4b24      	ldr	r3, [pc, #144]	; (8001d74 <straight_table+0x1ec>)
 8001ce4:	2205      	movs	r2, #5
 8001ce6:	701a      	strb	r2, [r3, #0]
 8001ce8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cec:	eef1 7a67 	vneg.f32	s15, s15
 8001cf0:	4b1e      	ldr	r3, [pc, #120]	; (8001d6c <straight_table+0x1e4>)
 8001cf2:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;g_TargetStraight.acceleration = input_acceleration;}
 8001cf6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d02:	d50e      	bpl.n	8001d22 <straight_table+0x19a>
 8001d04:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	d505      	bpl.n	8001d22 <straight_table+0x19a>
 8001d16:	4b17      	ldr	r3, [pc, #92]	; (8001d74 <straight_table+0x1ec>)
 8001d18:	2206      	movs	r2, #6
 8001d1a:	701a      	strb	r2, [r3, #0]
 8001d1c:	4a13      	ldr	r2, [pc, #76]	; (8001d6c <straight_table+0x1e4>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6053      	str	r3, [r2, #4]
	modeacc = 1;
 8001d22:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <straight_table+0x1f0>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	701a      	strb	r2, [r3, #0]



	//pl_motor_start();
	while (g_acc_flag!=4){
 8001d28:	e00a      	b.n	8001d40 <straight_table+0x1b8>
//		printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d\n", g_motorCount_l,g_motorCount_r,g_motorCount_l,g_motorCount_l);
		if(mode.calMazeMode==1){
 8001d2a:	78bb      	ldrb	r3, [r7, #2]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d102      	bne.n	8001d36 <straight_table+0x1ae>
			maze_maker();
 8001d30:	f004 fc4e 	bl	80065d0 <maze_maker>
 8001d34:	e004      	b.n	8001d40 <straight_table+0x1b8>
		}else if(mode.calMazeMode==2){
 8001d36:	78bb      	ldrb	r3, [r7, #2]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d101      	bne.n	8001d40 <straight_table+0x1b8>
			maze_makerBack();
 8001d3c:	f004 fe10 	bl	8006960 <maze_makerBack>
	while (g_acc_flag!=4){
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <straight_table+0x1ec>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d1ef      	bne.n	8001d2a <straight_table+0x1a2>
		}
	}
	modeacc = 0;
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <straight_table+0x1f0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	701a      	strb	r2, [r3, #0]

	//pl_motor_stop();

	return g_TargetStraight.velocity;
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <straight_table+0x1e4>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	ee07 3a90 	vmov	s15, r3
}
 8001d58:	eeb0 0a67 	vmov.f32	s0, s15
 8001d5c:	3720      	adds	r7, #32
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	2000039c 	.word	0x2000039c
 8001d68:	20000210 	.word	0x20000210
 8001d6c:	200001f8 	.word	0x200001f8
 8001d70:	20000204 	.word	0x20000204
 8001d74:	20000239 	.word	0x20000239
 8001d78:	20000238 	.word	0x20000238

08001d7c <turning_table>:


float turning_table(float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b089      	sub	sp, #36	; 0x24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d86:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d8a:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d8e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d92:	ed87 2a01 	vstr	s4, [r7, #4]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 8001d96:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d9a:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 8001d9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001da2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001da6:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 8001daa:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001dae:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8001db2:	ed97 7a01 	vldr	s14, [r7, #4]
 8001db6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dba:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 8001dbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	d505      	bpl.n	8001dd8 <turning_table+0x5c>
 8001dcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dd0:	eef1 7a67 	vneg.f32	s15, s15
 8001dd4:	edc7 7a01 	vstr	s15, [r7, #4]

	g_TrapezoidTurning.displacement = input_displacement;
 8001dd8:	4a58      	ldr	r2, [pc, #352]	; (8001f3c <turning_table+0x1c0>)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	6013      	str	r3, [r2, #0]
	g_TrapezoidTurning.start_velocity = input_start_velocity;
 8001dde:	4a57      	ldr	r2, [pc, #348]	; (8001f3c <turning_table+0x1c0>)
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	6053      	str	r3, [r2, #4]
	g_TrapezoidTurning.end_velocity = input_end_velocity;
 8001de4:	4a55      	ldr	r2, [pc, #340]	; (8001f3c <turning_table+0x1c0>)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6093      	str	r3, [r2, #8]
	g_TrapezoidTurning.count_velocity = input_count_velocity;
 8001dea:	4a54      	ldr	r2, [pc, #336]	; (8001f3c <turning_table+0x1c0>)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	60d3      	str	r3, [r2, #12]
	g_TrapezoidTurning.acceleration = input_acceleration;
 8001df0:	4a52      	ldr	r2, [pc, #328]	; (8001f3c <turning_table+0x1c0>)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){g_TargetTurning.acceleration = input_acceleration;
 8001df6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e02:	db03      	blt.n	8001e0c <turning_table+0x90>
 8001e04:	4a4e      	ldr	r2, [pc, #312]	; (8001f40 <turning_table+0x1c4>)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6053      	str	r3, [r2, #4]
 8001e0a:	e006      	b.n	8001e1a <turning_table+0x9e>
	}else{g_TargetTurning.acceleration = -input_acceleration;}
 8001e0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e10:	eef1 7a67 	vneg.f32	s15, s15
 8001e14:	4b4a      	ldr	r3, [pc, #296]	; (8001f40 <turning_table+0x1c4>)
 8001e16:	edc3 7a01 	vstr	s15, [r3, #4]
	g_TargetTurning.velocity = input_start_velocity;
 8001e1a:	4a49      	ldr	r2, [pc, #292]	; (8001f40 <turning_table+0x1c4>)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	6013      	str	r3, [r2, #0]
	g_TargetTurning.displacement = 0;
 8001e20:	4b47      	ldr	r3, [pc, #284]	; (8001f40 <turning_table+0x1c4>)
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
	g_TargetStraight.velocity = 0;
 8001e28:	4b46      	ldr	r3, [pc, #280]	; (8001f44 <turning_table+0x1c8>)
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
	g_TargetStraight.acceleration = 0;
 8001e30:	4b44      	ldr	r3, [pc, #272]	; (8001f44 <turning_table+0x1c8>)
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	605a      	str	r2, [r3, #4]
	g_TargetStraight.displacement = 0;
 8001e38:	4b42      	ldr	r3, [pc, #264]	; (8001f44 <turning_table+0x1c8>)
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]

	g_acc_flag=1;
 8001e40:	4b41      	ldr	r3, [pc, #260]	; (8001f48 <turning_table+0x1cc>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;g_TargetTurning.acceleration = input_acceleration;}
 8001e46:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e52:	dd0e      	ble.n	8001e72 <turning_table+0xf6>
 8001e54:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e58:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	dd05      	ble.n	8001e72 <turning_table+0xf6>
 8001e66:	4b38      	ldr	r3, [pc, #224]	; (8001f48 <turning_table+0x1cc>)
 8001e68:	2205      	movs	r2, #5
 8001e6a:	701a      	strb	r2, [r3, #0]
 8001e6c:	4a34      	ldr	r2, [pc, #208]	; (8001f40 <turning_table+0x1c4>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;g_TargetTurning.acceleration = -input_acceleration;}
 8001e72:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7e:	dd14      	ble.n	8001eaa <turning_table+0x12e>
 8001e80:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e84:	eef1 7a67 	vneg.f32	s15, s15
 8001e88:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e94:	d509      	bpl.n	8001eaa <turning_table+0x12e>
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <turning_table+0x1cc>)
 8001e98:	2206      	movs	r2, #6
 8001e9a:	701a      	strb	r2, [r3, #0]
 8001e9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ea0:	eef1 7a67 	vneg.f32	s15, s15
 8001ea4:	4b26      	ldr	r3, [pc, #152]	; (8001f40 <turning_table+0x1c4>)
 8001ea6:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;g_TargetTurning.acceleration = -input_acceleration;}
 8001eaa:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb6:	d514      	bpl.n	8001ee2 <turning_table+0x166>
 8001eb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ebc:	eef1 7a67 	vneg.f32	s15, s15
 8001ec0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ec4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ecc:	dd09      	ble.n	8001ee2 <turning_table+0x166>
 8001ece:	4b1e      	ldr	r3, [pc, #120]	; (8001f48 <turning_table+0x1cc>)
 8001ed0:	2205      	movs	r2, #5
 8001ed2:	701a      	strb	r2, [r3, #0]
 8001ed4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ed8:	eef1 7a67 	vneg.f32	s15, s15
 8001edc:	4b18      	ldr	r3, [pc, #96]	; (8001f40 <turning_table+0x1c4>)
 8001ede:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;g_TargetTurning.acceleration = input_acceleration;}
 8001ee2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ee6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eee:	d50e      	bpl.n	8001f0e <turning_table+0x192>
 8001ef0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ef4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ef8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f00:	d505      	bpl.n	8001f0e <turning_table+0x192>
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <turning_table+0x1cc>)
 8001f04:	2206      	movs	r2, #6
 8001f06:	701a      	strb	r2, [r3, #0]
 8001f08:	4a0d      	ldr	r2, [pc, #52]	; (8001f40 <turning_table+0x1c4>)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6053      	str	r3, [r2, #4]
	modeacc = 2;
 8001f0e:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <turning_table+0x1d0>)
 8001f10:	2202      	movs	r2, #2
 8001f12:	701a      	strb	r2, [r3, #0]


	//pl_motor_start();
	while (g_acc_flag!=4){
 8001f14:	bf00      	nop
 8001f16:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <turning_table+0x1cc>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b04      	cmp	r3, #4
 8001f1e:	d1fa      	bne.n	8001f16 <turning_table+0x19a>

	}
	modeacc = 0;
 8001f20:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <turning_table+0x1d0>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	701a      	strb	r2, [r3, #0]

	//pl_motor_stop();

	return g_TargetTurning.velocity;
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <turning_table+0x1c4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	ee07 3a90 	vmov	s15, r3
}
 8001f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f32:	3724      	adds	r7, #36	; 0x24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	20000224 	.word	0x20000224
 8001f40:	20000204 	.word	0x20000204
 8001f44:	200001f8 	.word	0x200001f8
 8001f48:	20000239 	.word	0x20000239
 8001f4c:	20000238 	.word	0x20000238

08001f50 <slalom_table>:


float slalom_table(float input_center_velocity,float input_displacement, float input_start_velocity,
	float input_end_velocity, float input_count_velocity, float input_acceleration) {
 8001f50:	b480      	push	{r7}
 8001f52:	b089      	sub	sp, #36	; 0x24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	ed87 0a05 	vstr	s0, [r7, #20]
 8001f5a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001f5e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001f62:	edc7 1a02 	vstr	s3, [r7, #8]
 8001f66:	ed87 2a01 	vstr	s4, [r7, #4]
 8001f6a:	edc7 2a00 	vstr	s5, [r7]

	float MinRequired_displacement=
			(input_end_velocity*input_end_velocity
 8001f6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f72:	ee27 7aa7 	vmul.f32	s14, s15, s15
					-input_start_velocity*input_start_velocity
 8001f76:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f7a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
					)/2/input_acceleration;
 8001f82:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001f86:	eec7 6a87 	vdiv.f32	s13, s15, s14
	float MinRequired_displacement=
 8001f8a:	ed97 7a00 	vldr	s14, [r7]
 8001f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f92:	edc7 7a07 	vstr	s15, [r7, #28]
	// 
	if (input_acceleration < 0){input_acceleration=-input_acceleration;}//
 8001f96:	edd7 7a00 	vldr	s15, [r7]
 8001f9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	d505      	bpl.n	8001fb0 <slalom_table+0x60>
 8001fa4:	edd7 7a00 	vldr	s15, [r7]
 8001fa8:	eef1 7a67 	vneg.f32	s15, s15
 8001fac:	edc7 7a00 	vstr	s15, [r7]

	g_TrapezoidTurning.displacement = input_displacement;
 8001fb0:	4a58      	ldr	r2, [pc, #352]	; (8002114 <slalom_table+0x1c4>)
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	6013      	str	r3, [r2, #0]
	g_TrapezoidTurning.start_velocity = input_start_velocity;
 8001fb6:	4a57      	ldr	r2, [pc, #348]	; (8002114 <slalom_table+0x1c4>)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6053      	str	r3, [r2, #4]
	g_TrapezoidTurning.end_velocity = input_end_velocity;
 8001fbc:	4a55      	ldr	r2, [pc, #340]	; (8002114 <slalom_table+0x1c4>)
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	6093      	str	r3, [r2, #8]
	g_TrapezoidTurning.count_velocity = input_count_velocity;
 8001fc2:	4a54      	ldr	r2, [pc, #336]	; (8002114 <slalom_table+0x1c4>)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	60d3      	str	r3, [r2, #12]
	g_TrapezoidTurning.acceleration = input_acceleration;
 8001fc8:	4a52      	ldr	r2, [pc, #328]	; (8002114 <slalom_table+0x1c4>)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	6113      	str	r3, [r2, #16]

	if (input_count_velocity>=0){g_TargetTurning.acceleration = input_acceleration;
 8001fce:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fd2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fda:	db03      	blt.n	8001fe4 <slalom_table+0x94>
 8001fdc:	4a4e      	ldr	r2, [pc, #312]	; (8002118 <slalom_table+0x1c8>)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	6053      	str	r3, [r2, #4]
 8001fe2:	e006      	b.n	8001ff2 <slalom_table+0xa2>
	}else{g_TargetTurning.acceleration = -input_acceleration;}
 8001fe4:	edd7 7a00 	vldr	s15, [r7]
 8001fe8:	eef1 7a67 	vneg.f32	s15, s15
 8001fec:	4b4a      	ldr	r3, [pc, #296]	; (8002118 <slalom_table+0x1c8>)
 8001fee:	edc3 7a01 	vstr	s15, [r3, #4]
	g_TargetTurning.velocity = input_start_velocity;
 8001ff2:	4a49      	ldr	r2, [pc, #292]	; (8002118 <slalom_table+0x1c8>)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	6013      	str	r3, [r2, #0]
	g_TargetTurning.displacement = 0;
 8001ff8:	4b47      	ldr	r3, [pc, #284]	; (8002118 <slalom_table+0x1c8>)
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
	g_TargetStraight.velocity = input_center_velocity;
 8002000:	4a46      	ldr	r2, [pc, #280]	; (800211c <slalom_table+0x1cc>)
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	6013      	str	r3, [r2, #0]
	g_TargetStraight.acceleration = 0;
 8002006:	4b45      	ldr	r3, [pc, #276]	; (800211c <slalom_table+0x1cc>)
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	605a      	str	r2, [r3, #4]
	g_TargetStraight.displacement = 0;
 800200e:	4b43      	ldr	r3, [pc, #268]	; (800211c <slalom_table+0x1cc>)
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	609a      	str	r2, [r3, #8]

	g_acc_flag=1;
 8002016:	4b42      	ldr	r3, [pc, #264]	; (8002120 <slalom_table+0x1d0>)
 8002018:	2201      	movs	r2, #1
 800201a:	701a      	strb	r2, [r3, #0]
		if (input_displacement>0 && MinRequired_displacement>input_displacement){g_acc_flag=5;g_TargetTurning.acceleration = input_acceleration;}
 800201c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002028:	dd0e      	ble.n	8002048 <slalom_table+0xf8>
 800202a:	ed97 7a07 	vldr	s14, [r7, #28]
 800202e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002032:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203a:	dd05      	ble.n	8002048 <slalom_table+0xf8>
 800203c:	4b38      	ldr	r3, [pc, #224]	; (8002120 <slalom_table+0x1d0>)
 800203e:	2205      	movs	r2, #5
 8002040:	701a      	strb	r2, [r3, #0]
 8002042:	4a35      	ldr	r2, [pc, #212]	; (8002118 <slalom_table+0x1c8>)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	6053      	str	r3, [r2, #4]
		if (input_displacement>0 && MinRequired_displacement<-input_displacement){g_acc_flag=6;g_TargetTurning.acceleration = -input_acceleration;}
 8002048:	edd7 7a04 	vldr	s15, [r7, #16]
 800204c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002054:	dd14      	ble.n	8002080 <slalom_table+0x130>
 8002056:	edd7 7a04 	vldr	s15, [r7, #16]
 800205a:	eef1 7a67 	vneg.f32	s15, s15
 800205e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002062:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206a:	d509      	bpl.n	8002080 <slalom_table+0x130>
 800206c:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <slalom_table+0x1d0>)
 800206e:	2206      	movs	r2, #6
 8002070:	701a      	strb	r2, [r3, #0]
 8002072:	edd7 7a00 	vldr	s15, [r7]
 8002076:	eef1 7a67 	vneg.f32	s15, s15
 800207a:	4b27      	ldr	r3, [pc, #156]	; (8002118 <slalom_table+0x1c8>)
 800207c:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement>-input_displacement){g_acc_flag=5;g_TargetTurning.acceleration = -input_acceleration;}
 8002080:	edd7 7a04 	vldr	s15, [r7, #16]
 8002084:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208c:	d514      	bpl.n	80020b8 <slalom_table+0x168>
 800208e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002092:	eef1 7a67 	vneg.f32	s15, s15
 8002096:	ed97 7a07 	vldr	s14, [r7, #28]
 800209a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800209e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020a2:	dd09      	ble.n	80020b8 <slalom_table+0x168>
 80020a4:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <slalom_table+0x1d0>)
 80020a6:	2205      	movs	r2, #5
 80020a8:	701a      	strb	r2, [r3, #0]
 80020aa:	edd7 7a00 	vldr	s15, [r7]
 80020ae:	eef1 7a67 	vneg.f32	s15, s15
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <slalom_table+0x1c8>)
 80020b4:	edc3 7a01 	vstr	s15, [r3, #4]
		if (input_displacement<0 && MinRequired_displacement<input_displacement){g_acc_flag=6;g_TargetTurning.acceleration = input_acceleration;}
 80020b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80020bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c4:	d50e      	bpl.n	80020e4 <slalom_table+0x194>
 80020c6:	ed97 7a07 	vldr	s14, [r7, #28]
 80020ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80020ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	d505      	bpl.n	80020e4 <slalom_table+0x194>
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <slalom_table+0x1d0>)
 80020da:	2206      	movs	r2, #6
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	4a0e      	ldr	r2, [pc, #56]	; (8002118 <slalom_table+0x1c8>)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	6053      	str	r3, [r2, #4]
	modeacc = 2;
 80020e4:	4b0f      	ldr	r3, [pc, #60]	; (8002124 <slalom_table+0x1d4>)
 80020e6:	2202      	movs	r2, #2
 80020e8:	701a      	strb	r2, [r3, #0]


	//pl_motor_start();
	while (g_acc_flag!=4){
 80020ea:	bf00      	nop
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <slalom_table+0x1d0>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d1fa      	bne.n	80020ec <slalom_table+0x19c>

	}
	modeacc = 0;
 80020f6:	4b0b      	ldr	r3, [pc, #44]	; (8002124 <slalom_table+0x1d4>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]

	//pl_motor_stop();

	return g_TargetTurning.velocity;
 80020fc:	4b06      	ldr	r3, [pc, #24]	; (8002118 <slalom_table+0x1c8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	ee07 3a90 	vmov	s15, r3
}
 8002104:	eeb0 0a67 	vmov.f32	s0, s15
 8002108:	3724      	adds	r7, #36	; 0x24
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	20000224 	.word	0x20000224
 8002118:	20000204 	.word	0x20000204
 800211c:	200001f8 	.word	0x200001f8
 8002120:	20000239 	.word	0x20000239
 8002124:	20000238 	.word	0x20000238

08002128 <interrupt_calSensor>:
/*******************************************************************/
/*	()			(interupt_calSensor)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void interrupt_calSensor(void){
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
	int j;

//	if (sensor_mode == 1) {
	for (j = 19; j >= 1; j--) {
 800212e:	2313      	movs	r3, #19
 8002130:	607b      	str	r3, [r7, #4]
 8002132:	e02c      	b.n	800218e <interrupt_calSensor+0x66>
		g_sensor[0][j] = g_sensor[0][j - 1];
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3b01      	subs	r3, #1
 8002138:	4a4d      	ldr	r2, [pc, #308]	; (8002270 <interrupt_calSensor+0x148>)
 800213a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800213e:	494c      	ldr	r1, [pc, #304]	; (8002270 <interrupt_calSensor+0x148>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[1][j] = g_sensor[1][j - 1];
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3b01      	subs	r3, #1
 800214a:	4a49      	ldr	r2, [pc, #292]	; (8002270 <interrupt_calSensor+0x148>)
 800214c:	3314      	adds	r3, #20
 800214e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002152:	4947      	ldr	r1, [pc, #284]	; (8002270 <interrupt_calSensor+0x148>)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3314      	adds	r3, #20
 8002158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[2][j] = g_sensor[2][j - 1];
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3b01      	subs	r3, #1
 8002160:	4a43      	ldr	r2, [pc, #268]	; (8002270 <interrupt_calSensor+0x148>)
 8002162:	3328      	adds	r3, #40	; 0x28
 8002164:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002168:	4941      	ldr	r1, [pc, #260]	; (8002270 <interrupt_calSensor+0x148>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3328      	adds	r3, #40	; 0x28
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor[3][j] = g_sensor[3][j - 1];
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3b01      	subs	r3, #1
 8002176:	4a3e      	ldr	r2, [pc, #248]	; (8002270 <interrupt_calSensor+0x148>)
 8002178:	333c      	adds	r3, #60	; 0x3c
 800217a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800217e:	493c      	ldr	r1, [pc, #240]	; (8002270 <interrupt_calSensor+0x148>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	333c      	adds	r3, #60	; 0x3c
 8002184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (j = 19; j >= 1; j--) {
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3b01      	subs	r3, #1
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b00      	cmp	r3, #0
 8002192:	dccf      	bgt.n	8002134 <interrupt_calSensor+0xc>
	}
	g_sensor[0][0] = g_sensor_on[0] - g_sensor_off[0];
 8002194:	4b37      	ldr	r3, [pc, #220]	; (8002274 <interrupt_calSensor+0x14c>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	461a      	mov	r2, r3
 800219a:	4b37      	ldr	r3, [pc, #220]	; (8002278 <interrupt_calSensor+0x150>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	4a33      	ldr	r2, [pc, #204]	; (8002270 <interrupt_calSensor+0x148>)
 80021a2:	6013      	str	r3, [r2, #0]
	g_sensor[1][0] = g_sensor_on[1] - g_sensor_off[1];
 80021a4:	4b33      	ldr	r3, [pc, #204]	; (8002274 <interrupt_calSensor+0x14c>)
 80021a6:	885b      	ldrh	r3, [r3, #2]
 80021a8:	461a      	mov	r2, r3
 80021aa:	4b33      	ldr	r3, [pc, #204]	; (8002278 <interrupt_calSensor+0x150>)
 80021ac:	885b      	ldrh	r3, [r3, #2]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	4a2f      	ldr	r2, [pc, #188]	; (8002270 <interrupt_calSensor+0x148>)
 80021b2:	6513      	str	r3, [r2, #80]	; 0x50
	g_sensor[2][0] = g_sensor_on[2] - g_sensor_off[2];
 80021b4:	4b2f      	ldr	r3, [pc, #188]	; (8002274 <interrupt_calSensor+0x14c>)
 80021b6:	889b      	ldrh	r3, [r3, #4]
 80021b8:	461a      	mov	r2, r3
 80021ba:	4b2f      	ldr	r3, [pc, #188]	; (8002278 <interrupt_calSensor+0x150>)
 80021bc:	889b      	ldrh	r3, [r3, #4]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	4a2b      	ldr	r2, [pc, #172]	; (8002270 <interrupt_calSensor+0x148>)
 80021c2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	g_sensor[3][0] = g_sensor_on[3] - g_sensor_off[3];
 80021c6:	4b2b      	ldr	r3, [pc, #172]	; (8002274 <interrupt_calSensor+0x14c>)
 80021c8:	88db      	ldrh	r3, [r3, #6]
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b2a      	ldr	r3, [pc, #168]	; (8002278 <interrupt_calSensor+0x150>)
 80021ce:	88db      	ldrh	r3, [r3, #6]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	4a27      	ldr	r2, [pc, #156]	; (8002270 <interrupt_calSensor+0x148>)
 80021d4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
	for (j = 0; j <= 3; j++) {
 80021d8:	2300      	movs	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	e03d      	b.n	800225a <interrupt_calSensor+0x132>
		g_sensor_diff[j]=g_sensor[j][0]-g_sensor[j][11];
 80021de:	4924      	ldr	r1, [pc, #144]	; (8002270 <interrupt_calSensor+0x148>)
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	440b      	add	r3, r1
 80021ec:	6819      	ldr	r1, [r3, #0]
 80021ee:	4820      	ldr	r0, [pc, #128]	; (8002270 <interrupt_calSensor+0x148>)
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	4403      	add	r3, r0
 80021fc:	332c      	adds	r3, #44	; 0x2c
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	1aca      	subs	r2, r1, r3
 8002202:	491e      	ldr	r1, [pc, #120]	; (800227c <interrupt_calSensor+0x154>)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		g_sensor_mean[j] = (g_sensor[j][0] + g_sensor[j][1] + g_sensor[j][2]) / 3;
 800220a:	4919      	ldr	r1, [pc, #100]	; (8002270 <interrupt_calSensor+0x148>)
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	011b      	lsls	r3, r3, #4
 8002216:	440b      	add	r3, r1
 8002218:	6819      	ldr	r1, [r3, #0]
 800221a:	4815      	ldr	r0, [pc, #84]	; (8002270 <interrupt_calSensor+0x148>)
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	4613      	mov	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	4403      	add	r3, r0
 8002228:	3304      	adds	r3, #4
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4419      	add	r1, r3
 800222e:	4810      	ldr	r0, [pc, #64]	; (8002270 <interrupt_calSensor+0x148>)
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	011b      	lsls	r3, r3, #4
 800223a:	4403      	add	r3, r0
 800223c:	3308      	adds	r3, #8
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	440b      	add	r3, r1
 8002242:	4a0f      	ldr	r2, [pc, #60]	; (8002280 <interrupt_calSensor+0x158>)
 8002244:	fb82 1203 	smull	r1, r2, r2, r3
 8002248:	17db      	asrs	r3, r3, #31
 800224a:	1ad2      	subs	r2, r2, r3
 800224c:	490d      	ldr	r1, [pc, #52]	; (8002284 <interrupt_calSensor+0x15c>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (j = 0; j <= 3; j++) {
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3301      	adds	r3, #1
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2b03      	cmp	r3, #3
 800225e:	ddbe      	ble.n	80021de <interrupt_calSensor+0xb6>
	}


//	}

}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	2000023c 	.word	0x2000023c
 8002274:	200003b0 	.word	0x200003b0
 8002278:	200003b8 	.word	0x200003b8
 800227c:	2000037c 	.word	0x2000037c
 8002280:	55555556 	.word	0x55555556
 8002284:	2000038c 	.word	0x2000038c

08002288 <init_WallControl>:

uint8_t g_WallControl_mode;//012
uint8_t g_WallControlStatus;
uint8_t StabilityCount_L,StabilityCount_R;

void init_WallControl(void){
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
	g_WallControl_mode=0;
 800228c:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <init_WallControl+0x28>)
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
	g_WallControlStatus=0;
 8002292:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <init_WallControl+0x2c>)
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
	StabilityCount_L=0;
 8002298:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <init_WallControl+0x30>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
	StabilityCount_R=0;
 800229e:	4b07      	ldr	r3, [pc, #28]	; (80022bc <init_WallControl+0x34>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	2000039c 	.word	0x2000039c
 80022b4:	2000039d 	.word	0x2000039d
 80022b8:	2000039e 	.word	0x2000039e
 80022bc:	2000039f 	.word	0x2000039f

080022c0 <calWallConrol>:

float calWallConrol(void){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
//	SensorDistanceR = -0.0000001684 * g_sensor[2][0] * g_sensor[2][0] * g_sensor[2][0]
//				+ 0.0004061427 * g_sensor[2][0] * g_sensor[2][0] - 0.3784837856 * g_sensor[2][0]
//				+ 197.1162;


    if(g_WallControl_mode == 0){
 80022c6:	4b7e      	ldr	r3, [pc, #504]	; (80024c0 <calWallConrol+0x200>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10c      	bne.n	80022e8 <calWallConrol+0x28>
    	g_WallControlStatus=0;
 80022ce:	4b7d      	ldr	r3, [pc, #500]	; (80024c4 <calWallConrol+0x204>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
    	StabilityCount_L=0;
 80022d4:	4b7c      	ldr	r3, [pc, #496]	; (80024c8 <calWallConrol+0x208>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
    	StabilityCount_R=0;
 80022da:	4b7c      	ldr	r3, [pc, #496]	; (80024cc <calWallConrol+0x20c>)
 80022dc:	2200      	movs	r2, #0
 80022de:	701a      	strb	r2, [r3, #0]
    	PID_wall=0;
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	607b      	str	r3, [r7, #4]
 80022e6:	e0de      	b.n	80024a6 <calWallConrol+0x1e6>

    }else if (g_WallControl_mode == 1) {
 80022e8:	4b75      	ldr	r3, [pc, #468]	; (80024c0 <calWallConrol+0x200>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	f040 80d9 	bne.w	80024a4 <calWallConrol+0x1e4>

		// 
		if ((g_WallControlStatus >> 0) & 1 == 1){
 80022f2:	4b74      	ldr	r3, [pc, #464]	; (80024c4 <calWallConrol+0x204>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00e      	beq.n	800231c <calWallConrol+0x5c>
			//
			//or 
			if (g_sensor[SENSOR_LEFT][0] < CONTROLWALL_THRESHOLD_L || g_sensor_diff[SENSOR_LEFT] > CONTROLWALLCUT_THRESHOLD_L){
 80022fe:	4b74      	ldr	r3, [pc, #464]	; (80024d0 <calWallConrol+0x210>)
 8002300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002302:	2b6d      	cmp	r3, #109	; 0x6d
 8002304:	dd03      	ble.n	800230e <calWallConrol+0x4e>
 8002306:	4b73      	ldr	r3, [pc, #460]	; (80024d4 <calWallConrol+0x214>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b19      	cmp	r3, #25
 800230c:	dd22      	ble.n	8002354 <calWallConrol+0x94>
				g_WallControlStatus=g_WallControlStatus - 1;
 800230e:	4b6d      	ldr	r3, [pc, #436]	; (80024c4 <calWallConrol+0x204>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	3b01      	subs	r3, #1
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4b6b      	ldr	r3, [pc, #428]	; (80024c4 <calWallConrol+0x204>)
 8002318:	701a      	strb	r2, [r3, #0]
 800231a:	e01b      	b.n	8002354 <calWallConrol+0x94>
			}
		}else{
			//
			//and + 
			if (g_sensor[SENSOR_LEFT][0] > CONTROLWALL_THRESHOLD_L && g_sensor_diff[SENSOR_LEFT] < CONTROLWALLCUT_THRESHOLD_L){
 800231c:	4b6c      	ldr	r3, [pc, #432]	; (80024d0 <calWallConrol+0x210>)
 800231e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002320:	2b6e      	cmp	r3, #110	; 0x6e
 8002322:	dd0a      	ble.n	800233a <calWallConrol+0x7a>
 8002324:	4b6b      	ldr	r3, [pc, #428]	; (80024d4 <calWallConrol+0x214>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b18      	cmp	r3, #24
 800232a:	dc06      	bgt.n	800233a <calWallConrol+0x7a>
				StabilityCount_L++;
 800232c:	4b66      	ldr	r3, [pc, #408]	; (80024c8 <calWallConrol+0x208>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	3301      	adds	r3, #1
 8002332:	b2da      	uxtb	r2, r3
 8002334:	4b64      	ldr	r3, [pc, #400]	; (80024c8 <calWallConrol+0x208>)
 8002336:	701a      	strb	r2, [r3, #0]
 8002338:	e002      	b.n	8002340 <calWallConrol+0x80>
			}else{
				StabilityCount_L=0;
 800233a:	4b63      	ldr	r3, [pc, #396]	; (80024c8 <calWallConrol+0x208>)
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]
			}
			if(StabilityCount_L>=10){
 8002340:	4b61      	ldr	r3, [pc, #388]	; (80024c8 <calWallConrol+0x208>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b09      	cmp	r3, #9
 8002346:	d905      	bls.n	8002354 <calWallConrol+0x94>
				g_WallControlStatus=g_WallControlStatus + 1;
 8002348:	4b5e      	ldr	r3, [pc, #376]	; (80024c4 <calWallConrol+0x204>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	3301      	adds	r3, #1
 800234e:	b2da      	uxtb	r2, r3
 8002350:	4b5c      	ldr	r3, [pc, #368]	; (80024c4 <calWallConrol+0x204>)
 8002352:	701a      	strb	r2, [r3, #0]
			}
		}
		// 
		if ((g_WallControlStatus >> 1)&1 == 1){
 8002354:	4b5b      	ldr	r3, [pc, #364]	; (80024c4 <calWallConrol+0x204>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	085b      	lsrs	r3, r3, #1
 800235a:	b2db      	uxtb	r3, r3
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00f      	beq.n	8002384 <calWallConrol+0xc4>
			//
			//or 
			if (g_sensor[SENSOR_RIGHT][0] < CONTROLWALL_THRESHOLD_R || g_sensor_diff[SENSOR_RIGHT] > CONTROLWALLCUT_THRESHOLD_R){
 8002364:	4b5a      	ldr	r3, [pc, #360]	; (80024d0 <calWallConrol+0x210>)
 8002366:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800236a:	2b6d      	cmp	r3, #109	; 0x6d
 800236c:	dd03      	ble.n	8002376 <calWallConrol+0xb6>
 800236e:	4b59      	ldr	r3, [pc, #356]	; (80024d4 <calWallConrol+0x214>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b19      	cmp	r3, #25
 8002374:	dd23      	ble.n	80023be <calWallConrol+0xfe>
				g_WallControlStatus=g_WallControlStatus - 2;
 8002376:	4b53      	ldr	r3, [pc, #332]	; (80024c4 <calWallConrol+0x204>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	3b02      	subs	r3, #2
 800237c:	b2da      	uxtb	r2, r3
 800237e:	4b51      	ldr	r3, [pc, #324]	; (80024c4 <calWallConrol+0x204>)
 8002380:	701a      	strb	r2, [r3, #0]
 8002382:	e01c      	b.n	80023be <calWallConrol+0xfe>
			}
		}else{
			//
			//and + 
			if (g_sensor[SENSOR_RIGHT][0] > CONTROLWALL_THRESHOLD_R && g_sensor_diff[SENSOR_RIGHT] < CONTROLWALLCUT_THRESHOLD_R){
 8002384:	4b52      	ldr	r3, [pc, #328]	; (80024d0 <calWallConrol+0x210>)
 8002386:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800238a:	2b6e      	cmp	r3, #110	; 0x6e
 800238c:	dd0a      	ble.n	80023a4 <calWallConrol+0xe4>
 800238e:	4b51      	ldr	r3, [pc, #324]	; (80024d4 <calWallConrol+0x214>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b18      	cmp	r3, #24
 8002394:	dc06      	bgt.n	80023a4 <calWallConrol+0xe4>
				StabilityCount_R++;
 8002396:	4b4d      	ldr	r3, [pc, #308]	; (80024cc <calWallConrol+0x20c>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	3301      	adds	r3, #1
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b4b      	ldr	r3, [pc, #300]	; (80024cc <calWallConrol+0x20c>)
 80023a0:	701a      	strb	r2, [r3, #0]
 80023a2:	e002      	b.n	80023aa <calWallConrol+0xea>
			}else{
				StabilityCount_R=0;
 80023a4:	4b49      	ldr	r3, [pc, #292]	; (80024cc <calWallConrol+0x20c>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
			}
			if(StabilityCount_R>=10){
 80023aa:	4b48      	ldr	r3, [pc, #288]	; (80024cc <calWallConrol+0x20c>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b09      	cmp	r3, #9
 80023b0:	d905      	bls.n	80023be <calWallConrol+0xfe>
				g_WallControlStatus=g_WallControlStatus + 2;
 80023b2:	4b44      	ldr	r3, [pc, #272]	; (80024c4 <calWallConrol+0x204>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	3302      	adds	r3, #2
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4b42      	ldr	r3, [pc, #264]	; (80024c4 <calWallConrol+0x204>)
 80023bc:	701a      	strb	r2, [r3, #0]
			}
		}
		switch (g_WallControlStatus){
 80023be:	4b41      	ldr	r3, [pc, #260]	; (80024c4 <calWallConrol+0x204>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d86f      	bhi.n	80024a6 <calWallConrol+0x1e6>
 80023c6:	a201      	add	r2, pc, #4	; (adr r2, 80023cc <calWallConrol+0x10c>)
 80023c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023cc:	080023dd 	.word	0x080023dd
 80023d0:	080023e5 	.word	0x080023e5
 80023d4:	0800241d 	.word	0x0800241d
 80023d8:	0800245b 	.word	0x0800245b
		case 0://
			PID_wall= 0;
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
		break;
 80023e2:	e060      	b.n	80024a6 <calWallConrol+0x1e6>
		case 1://
			PID_wall= SENSOR_GAIN*(2*(float)(g_sensor[SENSOR_LEFT][0] - CENTER_L));
 80023e4:	4b3a      	ldr	r3, [pc, #232]	; (80024d0 <calWallConrol+0x210>)
 80023e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e8:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 80023ec:	ee07 3a90 	vmov	s15, r3
 80023f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023f8:	ee17 0a90 	vmov	r0, s15
 80023fc:	f7fe f8a4 	bl	8000548 <__aeabi_f2d>
 8002400:	a32d      	add	r3, pc, #180	; (adr r3, 80024b8 <calWallConrol+0x1f8>)
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	f7fe f8f7 	bl	80005f8 <__aeabi_dmul>
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4619      	mov	r1, r3
 8002412:	f7fe fbe9 	bl	8000be8 <__aeabi_d2f>
 8002416:	4603      	mov	r3, r0
 8002418:	607b      	str	r3, [r7, #4]
		break;
 800241a:	e044      	b.n	80024a6 <calWallConrol+0x1e6>
		case 2://
			PID_wall= SENSOR_GAIN * (-2 * (float)(g_sensor[SENSOR_RIGHT][0] - CENTER_R));
 800241c:	4b2c      	ldr	r3, [pc, #176]	; (80024d0 <calWallConrol+0x210>)
 800241e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002422:	f2a3 1315 	subw	r3, r3, #277	; 0x115
 8002426:	ee07 3a90 	vmov	s15, r3
 800242a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800242e:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002436:	ee17 0a90 	vmov	r0, s15
 800243a:	f7fe f885 	bl	8000548 <__aeabi_f2d>
 800243e:	a31e      	add	r3, pc, #120	; (adr r3, 80024b8 <calWallConrol+0x1f8>)
 8002440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002444:	f7fe f8d8 	bl	80005f8 <__aeabi_dmul>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4610      	mov	r0, r2
 800244e:	4619      	mov	r1, r3
 8002450:	f7fe fbca 	bl	8000be8 <__aeabi_d2f>
 8002454:	4603      	mov	r3, r0
 8002456:	607b      	str	r3, [r7, #4]
		break;
 8002458:	e025      	b.n	80024a6 <calWallConrol+0x1e6>
		case 3://
			PID_wall= SENSOR_GAIN * ((float)(g_sensor[SENSOR_LEFT][0] - CENTER_L)-(float)(g_sensor[SENSOR_RIGHT][0] - CENTER_R));
 800245a:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <calWallConrol+0x210>)
 800245c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800245e:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800246a:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <calWallConrol+0x210>)
 800246c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002470:	f2a3 1315 	subw	r3, r3, #277	; 0x115
 8002474:	ee07 3a90 	vmov	s15, r3
 8002478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800247c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002480:	ee17 0a90 	vmov	r0, s15
 8002484:	f7fe f860 	bl	8000548 <__aeabi_f2d>
 8002488:	a30b      	add	r3, pc, #44	; (adr r3, 80024b8 <calWallConrol+0x1f8>)
 800248a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248e:	f7fe f8b3 	bl	80005f8 <__aeabi_dmul>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	f7fe fba5 	bl	8000be8 <__aeabi_d2f>
 800249e:	4603      	mov	r3, r0
 80024a0:	607b      	str	r3, [r7, #4]
		break;
 80024a2:	e000      	b.n	80024a6 <calWallConrol+0x1e6>
		}


	}
 80024a4:	bf00      	nop




	return PID_wall;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	ee07 3a90 	vmov	s15, r3
}
 80024ac:	eeb0 0a67 	vmov.f32	s0, s15
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	70a3d70a 	.word	0x70a3d70a
 80024bc:	3fb70a3d 	.word	0x3fb70a3d
 80024c0:	2000039c 	.word	0x2000039c
 80024c4:	2000039d 	.word	0x2000039d
 80024c8:	2000039e 	.word	0x2000039e
 80024cc:	2000039f 	.word	0x2000039f
 80024d0:	2000023c 	.word	0x2000023c
 80024d4:	2000037c 	.word	0x2000037c

080024d8 <lcd_cmd>:
#include "PL_lcd.h"
#include "i2c.h"


void lcd_cmd(uint8_t x)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af02      	add	r7, sp, #8
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
  uint8_t aTxBuffer[2] = { 0x00, x };
 80024e2:	2300      	movs	r3, #0
 80024e4:	733b      	strb	r3, [r7, #12]
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	737b      	strb	r3, [r7, #13]
  while (HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)LCD_ADDRESS, (uint8_t*)aTxBuffer, 2, 1000) != HAL_OK) {
 80024ea:	e007      	b.n	80024fc <lcd_cmd+0x24>
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 80024ec:	480c      	ldr	r0, [pc, #48]	; (8002520 <lcd_cmd+0x48>)
 80024ee:	f008 fe11 	bl	800b114 <HAL_I2C_GetError>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b04      	cmp	r3, #4
 80024f6:	d001      	beq.n	80024fc <lcd_cmd+0x24>
    {
      Error_Handler();
 80024f8:	f001 fed9 	bl	80042ae <Error_Handler>
  while (HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)LCD_ADDRESS, (uint8_t*)aTxBuffer, 2, 1000) != HAL_OK) {
 80024fc:	f107 020c 	add.w	r2, r7, #12
 8002500:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	2302      	movs	r3, #2
 8002508:	217c      	movs	r1, #124	; 0x7c
 800250a:	4805      	ldr	r0, [pc, #20]	; (8002520 <lcd_cmd+0x48>)
 800250c:	f008 fd0e 	bl	800af2c <HAL_I2C_Master_Transmit>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1ea      	bne.n	80024ec <lcd_cmd+0x14>
    }
  }
}
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000a04 	.word	0x20000a04

08002524 <lcd_data>:

void lcd_data(uint8_t x)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af02      	add	r7, sp, #8
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
  uint8_t aTxBuffer[2] = { 0x40, x };
 800252e:	2340      	movs	r3, #64	; 0x40
 8002530:	733b      	strb	r3, [r7, #12]
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	737b      	strb	r3, [r7, #13]
  while (HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)LCD_ADDRESS, (uint8_t*)aTxBuffer, 2, 1000) != HAL_OK) {
 8002536:	e007      	b.n	8002548 <lcd_data+0x24>
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 8002538:	480c      	ldr	r0, [pc, #48]	; (800256c <lcd_data+0x48>)
 800253a:	f008 fdeb 	bl	800b114 <HAL_I2C_GetError>
 800253e:	4603      	mov	r3, r0
 8002540:	2b04      	cmp	r3, #4
 8002542:	d001      	beq.n	8002548 <lcd_data+0x24>
    {
      Error_Handler();
 8002544:	f001 feb3 	bl	80042ae <Error_Handler>
  while (HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)LCD_ADDRESS, (uint8_t*)aTxBuffer, 2, 1000) != HAL_OK) {
 8002548:	f107 020c 	add.w	r2, r7, #12
 800254c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	2302      	movs	r3, #2
 8002554:	217c      	movs	r1, #124	; 0x7c
 8002556:	4805      	ldr	r0, [pc, #20]	; (800256c <lcd_data+0x48>)
 8002558:	f008 fce8 	bl	800af2c <HAL_I2C_Master_Transmit>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1ea      	bne.n	8002538 <lcd_data+0x14>
    }
  }
}
 8002562:	bf00      	nop
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000a04 	.word	0x20000a04

08002570 <pl_lcd_puts>:

void pl_lcd_puts(const char *s)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  while(*s) {
 8002578:	e006      	b.n	8002588 <pl_lcd_puts+0x18>
	  lcd_data(*s++);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff ffce 	bl	8002524 <lcd_data>
  while(*s) {
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f4      	bne.n	800257a <pl_lcd_puts+0xa>
  }
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <pl_lcd_init>:

// param:
//  contrast: 0 ~ 63 ()
void pl_lcd_init(void)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	af00      	add	r7, sp, #0
  // LCD initialize()
  lcd_cmd(0x38); // function set
 800259e:	2038      	movs	r0, #56	; 0x38
 80025a0:	f7ff ff9a 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x39); // function set
 80025a4:	2039      	movs	r0, #57	; 0x39
 80025a6:	f7ff ff97 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x14); // interval osc
 80025aa:	2014      	movs	r0, #20
 80025ac:	f7ff ff94 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x70); // contrast low
 80025b0:	2070      	movs	r0, #112	; 0x70
 80025b2:	f7ff ff91 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x56); // contrast high / icon / power
 80025b6:	2056      	movs	r0, #86	; 0x56
 80025b8:	f7ff ff8e 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x6c); // follower control
 80025bc:	206c      	movs	r0, #108	; 0x6c
 80025be:	f7ff ff8b 	bl	80024d8 <lcd_cmd>
  HAL_Delay(300);
 80025c2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80025c6:	f006 fb9f 	bl	8008d08 <HAL_Delay>
  lcd_cmd(0x38); // function set
 80025ca:	2038      	movs	r0, #56	; 0x38
 80025cc:	f7ff ff84 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x0c); // display on
 80025d0:	200c      	movs	r0, #12
 80025d2:	f7ff ff81 	bl	80024d8 <lcd_cmd>
  lcd_cmd(0x01); // clear display
 80025d6:	2001      	movs	r0, #1
 80025d8:	f7ff ff7e 	bl	80024d8 <lcd_cmd>
  HAL_Delay(2);
 80025dc:	2002      	movs	r0, #2
 80025de:	f006 fb93 	bl	8008d08 <HAL_Delay>
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <pl_lcd_pos>:

void pl_lcd_move(uint8_t pos){
  lcd_cmd(0x80 | pos);
}

void pl_lcd_pos(uint8_t raw, uint8_t col) {
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	4603      	mov	r3, r0
 80025ee:	460a      	mov	r2, r1
 80025f0:	71fb      	strb	r3, [r7, #7]
 80025f2:	4613      	mov	r3, r2
 80025f4:	71bb      	strb	r3, [r7, #6]
  lcd_cmd(0x80 | (raw << 6) | col);
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	019b      	lsls	r3, r3, #6
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	79bb      	ldrb	r3, [r7, #6]
 80025fe:	4313      	orrs	r3, r2
 8002600:	b2db      	uxtb	r3, r3
 8002602:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002606:	b2db      	uxtb	r3, r3
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff ff65 	bl	80024d8 <lcd_cmd>
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <pl_lcd_clear>:

void pl_lcd_clear() {
 8002616:	b580      	push	{r7, lr}
 8002618:	af00      	add	r7, sp, #0
  lcd_cmd(0x01);
 800261a:	2001      	movs	r0, #1
 800261c:	f7ff ff5c 	bl	80024d8 <lcd_cmd>
  HAL_Delay(2);
 8002620:	2002      	movs	r0, #2
 8002622:	f006 fb71 	bl	8008d08 <HAL_Delay>
}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
	...

0800262c <write_LED>:


#include "PL_led.h"
#include "gpio.h"

void write_LED(char pin){
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(INTERFACELED_GPIO_Port,INTERFACELED_Pin,pin);
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	461a      	mov	r2, r3
 800263a:	2108      	movs	r1, #8
 800263c:	4803      	ldr	r0, [pc, #12]	; (800264c <write_LED+0x20>)
 800263e:	f008 fbcd 	bl	800addc <HAL_GPIO_WritePin>

}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	48000400 	.word	0x48000400

08002650 <pl_motor_init>:
/*						(pl_speaker_init)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void pl_motor_init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0

	  HAL_TIM_Base_Start_IT(&htim1);//motor
 8002654:	480a      	ldr	r0, [pc, #40]	; (8002680 <pl_motor_init+0x30>)
 8002656:	f00a f93f 	bl	800c8d8 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim1);//motor
 800265a:	4809      	ldr	r0, [pc, #36]	; (8002680 <pl_motor_init+0x30>)
 800265c:	f005 fbba 	bl	8007dd4 <HAL_TIM_PWM_MspInit>

	  HAL_TIM_Base_Start_IT(&htim2);//motor
 8002660:	4808      	ldr	r0, [pc, #32]	; (8002684 <pl_motor_init+0x34>)
 8002662:	f00a f939 	bl	800c8d8 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim2);//motor
 8002666:	4807      	ldr	r0, [pc, #28]	; (8002684 <pl_motor_init+0x34>)
 8002668:	f005 fbb4 	bl	8007dd4 <HAL_TIM_PWM_MspInit>

	  pl_motor_mode_L(1);
 800266c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002670:	f000 f836 	bl	80026e0 <pl_motor_mode_L>
	  pl_motor_mode_R(1);
 8002674:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002678:	f000 f852 	bl	8002720 <pl_motor_mode_R>



}
 800267c:	bf00      	nop
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20001284 	.word	0x20001284
 8002684:	200012d0 	.word	0x200012d0

08002688 <pl_motor_standby>:

void pl_motor_standby(int pin){
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, pin);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	b2db      	uxtb	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800269a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800269e:	f008 fb9d 	bl	800addc <HAL_GPIO_WritePin>
	pl_motor_mode_L(1);
 80026a2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80026a6:	f000 f81b 	bl	80026e0 <pl_motor_mode_L>
	pl_motor_mode_R(1);
 80026aa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80026ae:	f000 f837 	bl	8002720 <pl_motor_mode_R>
	HAL_GPIO_WritePin(MD_RESET_GPIO_Port,MD_RESET_Pin,GPIO_PIN_SET);
 80026b2:	2201      	movs	r2, #1
 80026b4:	2120      	movs	r1, #32
 80026b6:	4809      	ldr	r0, [pc, #36]	; (80026dc <pl_motor_standby+0x54>)
 80026b8:	f008 fb90 	bl	800addc <HAL_GPIO_WritePin>
	HAL_Delay(3);
 80026bc:	2003      	movs	r0, #3
 80026be:	f006 fb23 	bl	8008d08 <HAL_Delay>
	HAL_GPIO_WritePin(MD_RESET_GPIO_Port,MD_RESET_Pin,GPIO_PIN_RESET);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2120      	movs	r1, #32
 80026c6:	4805      	ldr	r0, [pc, #20]	; (80026dc <pl_motor_standby+0x54>)
 80026c8:	f008 fb88 	bl	800addc <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80026cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80026d0:	f006 fb1a 	bl	8008d08 <HAL_Delay>
}
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	48000400 	.word	0x48000400

080026e0 <pl_motor_mode_L>:

void pl_motor_mode_L(float velocity_l){
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	ed87 0a01 	vstr	s0, [r7, #4]
	if (velocity_l>=0){
 80026ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80026ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f6:	db07      	blt.n	8002708 <pl_motor_mode_L+0x28>
		HAL_GPIO_WritePin(MOTOR_CW_CCW_L_GPIO_Port,MOTOR_CW_CCW_L_Pin,L_MOTOR_FRONT);
 80026f8:	2200      	movs	r2, #0
 80026fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002702:	f008 fb6b 	bl	800addc <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(MOTOR_CW_CCW_L_GPIO_Port,MOTOR_CW_CCW_L_Pin,L_MOTOR_BACK);
	}
}
 8002706:	e006      	b.n	8002716 <pl_motor_mode_L+0x36>
		HAL_GPIO_WritePin(MOTOR_CW_CCW_L_GPIO_Port,MOTOR_CW_CCW_L_Pin,L_MOTOR_BACK);
 8002708:	2201      	movs	r2, #1
 800270a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800270e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002712:	f008 fb63 	bl	800addc <HAL_GPIO_WritePin>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <pl_motor_mode_R>:

void pl_motor_mode_R(float velocity_r){
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	ed87 0a01 	vstr	s0, [r7, #4]
	if (velocity_r>=0){
 800272a:	edd7 7a01 	vldr	s15, [r7, #4]
 800272e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002736:	db05      	blt.n	8002744 <pl_motor_mode_R+0x24>
		HAL_GPIO_WritePin(MOTOR_CW_CCW_R_GPIO_Port,MOTOR_CW_CCW_R_Pin,R_MOTOR_FRONT);
 8002738:	2201      	movs	r2, #1
 800273a:	2110      	movs	r1, #16
 800273c:	4806      	ldr	r0, [pc, #24]	; (8002758 <pl_motor_mode_R+0x38>)
 800273e:	f008 fb4d 	bl	800addc <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(MOTOR_CW_CCW_R_GPIO_Port,MOTOR_CW_CCW_R_Pin,R_MOTOR_BACK);
	}
}
 8002742:	e004      	b.n	800274e <pl_motor_mode_R+0x2e>
		HAL_GPIO_WritePin(MOTOR_CW_CCW_R_GPIO_Port,MOTOR_CW_CCW_R_Pin,R_MOTOR_BACK);
 8002744:	2200      	movs	r2, #0
 8002746:	2110      	movs	r1, #16
 8002748:	4803      	ldr	r0, [pc, #12]	; (8002758 <pl_motor_mode_R+0x38>)
 800274a:	f008 fb47 	bl	800addc <HAL_GPIO_WritePin>
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	48000400 	.word	0x48000400

0800275c <pl_motor_start>:

void pl_motor_start(void){
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	pl_interrupt_motor_count_L();
 8002760:	f000 f848 	bl	80027f4 <pl_interrupt_motor_count_L>
	pl_interrupt_motor_count_R();
 8002764:	f000 f872 	bl	800284c <pl_interrupt_motor_count_R>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002768:	2100      	movs	r1, #0
 800276a:	4804      	ldr	r0, [pc, #16]	; (800277c <pl_motor_start+0x20>)
 800276c:	f00a f960 	bl	800ca30 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002770:	2104      	movs	r1, #4
 8002772:	4803      	ldr	r0, [pc, #12]	; (8002780 <pl_motor_start+0x24>)
 8002774:	f00a f95c 	bl	800ca30 <HAL_TIM_PWM_Start>
}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	20001284 	.word	0x20001284
 8002780:	200012d0 	.word	0x200012d0

08002784 <pl_motor_stop>:

void pl_motor_stop(void){
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002788:	2100      	movs	r1, #0
 800278a:	4804      	ldr	r0, [pc, #16]	; (800279c <pl_motor_stop+0x18>)
 800278c:	f00a fa2e 	bl	800cbec <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002790:	2104      	movs	r1, #4
 8002792:	4803      	ldr	r0, [pc, #12]	; (80027a0 <pl_motor_stop+0x1c>)
 8002794:	f00a fa2a 	bl	800cbec <HAL_TIM_PWM_Stop>
}
 8002798:	bf00      	nop
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20001284 	.word	0x20001284
 80027a0:	200012d0 	.word	0x200012d0

080027a4 <pl_motor_count_L>:

void pl_motor_count_L(float velocity_l){
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	ed87 0a01 	vstr	s0, [r7, #4]
//	uint16_t motorCount_l;
	g_motorCount_l = calMotorVelocityCount(velocity_l);
 80027ae:	ed97 0a01 	vldr	s0, [r7, #4]
 80027b2:	f000 f879 	bl	80028a8 <calMotorVelocityCount>
 80027b6:	4603      	mov	r3, r0
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <pl_motor_count_L+0x24>)
 80027bc:	801a      	strh	r2, [r3, #0]
//	__HAL_TIM_SET_AUTORELOAD(&htim1, g_motorCount_l);
//	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,(uint16_t)((float)(g_motorCount_l)/2));
//	__HAL_TIM_SET_COUNTER(&htim1, 0);
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200003a0 	.word	0x200003a0

080027cc <pl_motor_count_R>:

void pl_motor_count_R(float velocity_r){
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	ed87 0a01 	vstr	s0, [r7, #4]
//	uint16_t motorCount_r;
	g_motorCount_r = calMotorVelocityCount(velocity_r);
 80027d6:	ed97 0a01 	vldr	s0, [r7, #4]
 80027da:	f000 f865 	bl	80028a8 <calMotorVelocityCount>
 80027de:	4603      	mov	r3, r0
 80027e0:	461a      	mov	r2, r3
 80027e2:	4b03      	ldr	r3, [pc, #12]	; (80027f0 <pl_motor_count_R+0x24>)
 80027e4:	801a      	strh	r2, [r3, #0]
//	__HAL_TIM_SET_AUTORELOAD(&htim2, g_motorCount_r);
//	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,(uint16_t)((float)(g_motorCount_r)/2));
//	__HAL_TIM_SET_COUNTER(&htim2, 0);

}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	200003a2 	.word	0x200003a2

080027f4 <pl_interrupt_motor_count_L>:

void pl_interrupt_motor_count_L(void){
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_AUTORELOAD(&htim1, g_motorCount_l);
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <pl_interrupt_motor_count_L+0x50>)
 80027fa:	881a      	ldrh	r2, [r3, #0]
 80027fc:	4b12      	ldr	r3, [pc, #72]	; (8002848 <pl_interrupt_motor_count_L+0x54>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	62da      	str	r2, [r3, #44]	; 0x2c
 8002802:	4b10      	ldr	r3, [pc, #64]	; (8002844 <pl_interrupt_motor_count_L+0x50>)
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	461a      	mov	r2, r3
 8002808:	4b0f      	ldr	r3, [pc, #60]	; (8002848 <pl_interrupt_motor_count_L+0x54>)
 800280a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,(uint16_t)((float)(g_motorCount_l)/2));
 800280c:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <pl_interrupt_motor_count_L+0x50>)
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	ee07 3a90 	vmov	s15, r3
 8002814:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002818:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800281c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002824:	ee17 3a90 	vmov	r3, s15
 8002828:	b29a      	uxth	r2, r3
 800282a:	4b07      	ldr	r3, [pc, #28]	; (8002848 <pl_interrupt_motor_count_L+0x54>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8002830:	4b05      	ldr	r3, [pc, #20]	; (8002848 <pl_interrupt_motor_count_L+0x54>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2200      	movs	r2, #0
 8002836:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	200003a0 	.word	0x200003a0
 8002848:	20001284 	.word	0x20001284

0800284c <pl_interrupt_motor_count_R>:

void pl_interrupt_motor_count_R(void){
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_AUTORELOAD(&htim2, g_motorCount_r);
 8002850:	4b12      	ldr	r3, [pc, #72]	; (800289c <pl_interrupt_motor_count_R+0x50>)
 8002852:	881a      	ldrh	r2, [r3, #0]
 8002854:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <pl_interrupt_motor_count_R+0x54>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	62da      	str	r2, [r3, #44]	; 0x2c
 800285a:	4b10      	ldr	r3, [pc, #64]	; (800289c <pl_interrupt_motor_count_R+0x50>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	4b0f      	ldr	r3, [pc, #60]	; (80028a0 <pl_interrupt_motor_count_R+0x54>)
 8002862:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,(uint16_t)((float)(g_motorCount_r)/2));
 8002864:	4b0d      	ldr	r3, [pc, #52]	; (800289c <pl_interrupt_motor_count_R+0x50>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	ee07 3a90 	vmov	s15, r3
 800286c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002870:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002874:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002878:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800287c:	ee17 3a90 	vmov	r3, s15
 8002880:	b29a      	uxth	r2, r3
 8002882:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <pl_interrupt_motor_count_R+0x54>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002888:	4b05      	ldr	r3, [pc, #20]	; (80028a0 <pl_interrupt_motor_count_R+0x54>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2200      	movs	r2, #0
 800288e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	200003a2 	.word	0x200003a2
 80028a0:	200012d0 	.word	0x200012d0
 80028a4:	00000000 	.word	0x00000000

080028a8 <calMotorVelocityCount>:
/*******************************************************************/
/*	cycleCount					(calFrequencyCount)	*/
/*******************************************************************/
/*	PWMcycleCount						*/
/*******************************************************************/
uint16_t calMotorVelocityCount(float Velocity) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	ed87 0a01 	vstr	s0, [r7, #4]
	float f_MotorCount;
	uint16_t MotorCount;

	f_MotorCount=(10000000 * STEP_DEGREE * M_PI / 180 * TIRE_DIAMETER / 2 / fabs(Velocity));
 80028b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80028b6:	eef0 7ae7 	vabs.f32	s15, s15
 80028ba:	ee17 0a90 	vmov	r0, s15
 80028be:	f7fd fe43 	bl	8000548 <__aeabi_f2d>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	a11d      	add	r1, pc, #116	; (adr r1, 800293c <calMotorVelocityCount+0x94>)
 80028c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028cc:	f7fd ffbe 	bl	800084c <__aeabi_ddiv>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4610      	mov	r0, r2
 80028d6:	4619      	mov	r1, r3
 80028d8:	f7fe f986 	bl	8000be8 <__aeabi_d2f>
 80028dc:	4603      	mov	r3, r0
 80028de:	60bb      	str	r3, [r7, #8]
	if (Velocity == 0 || f_MotorCount > 65535 || f_MotorCount < 0) {
 80028e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80028e4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ec:	d00f      	beq.n	800290e <calMotorVelocityCount+0x66>
 80028ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80028f2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002938 <calMotorVelocityCount+0x90>
 80028f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fe:	dc06      	bgt.n	800290e <calMotorVelocityCount+0x66>
 8002900:	edd7 7a02 	vldr	s15, [r7, #8]
 8002904:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290c:	d503      	bpl.n	8002916 <calMotorVelocityCount+0x6e>
		MotorCount = 30535 - 1;
 800290e:	f247 7346 	movw	r3, #30534	; 0x7746
 8002912:	81fb      	strh	r3, [r7, #14]
 8002914:	e008      	b.n	8002928 <calMotorVelocityCount+0x80>
	} else {
		MotorCount = (uint16_t) (f_MotorCount)-1;
 8002916:	edd7 7a02 	vldr	s15, [r7, #8]
 800291a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800291e:	ee17 3a90 	vmov	r3, s15
 8002922:	b29b      	uxth	r3, r3
 8002924:	3b01      	subs	r3, #1
 8002926:	81fb      	strh	r3, [r7, #14]
	}

	return MotorCount;
 8002928:	89fb      	ldrh	r3, [r7, #14]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	f3af 8000 	nop.w
 8002938:	477fff00 	.word	0x477fff00
 800293c:	536aad35 	.word	0x536aad35
 8002940:	414e7ff6 	.word	0x414e7ff6
 8002944:	00000000 	.word	0x00000000

08002948 <pl_getbatt>:
/*******************************************************************/
/*				(pl_getbatt)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
float pl_getbatt(void){
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
	 float batt;
	 uint16_t battAD;


	HAL_ADC_Start(&hadc1);
 800294e:	4828      	ldr	r0, [pc, #160]	; (80029f0 <pl_getbatt+0xa8>)
 8002950:	f006 fd5c 	bl	800940c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 50);
 8002954:	2132      	movs	r1, #50	; 0x32
 8002956:	4826      	ldr	r0, [pc, #152]	; (80029f0 <pl_getbatt+0xa8>)
 8002958:	f006 fdee 	bl	8009538 <HAL_ADC_PollForConversion>
	battAD = HAL_ADC_GetValue(&hadc1);
 800295c:	4824      	ldr	r0, [pc, #144]	; (80029f0 <pl_getbatt+0xa8>)
 800295e:	f006 ff60 	bl	8009822 <HAL_ADC_GetValue>
 8002962:	4603      	mov	r3, r0
 8002964:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 8002966:	4822      	ldr	r0, [pc, #136]	; (80029f0 <pl_getbatt+0xa8>)
 8002968:	f006 fdb3 	bl	80094d2 <HAL_ADC_Stop>
	batt = 3.3  * (float) battAD / 1023.0 * (100.0 + 22.0) / 22.0;
 800296c:	88fb      	ldrh	r3, [r7, #6]
 800296e:	ee07 3a90 	vmov	s15, r3
 8002972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002976:	ee17 0a90 	vmov	r0, s15
 800297a:	f7fd fde5 	bl	8000548 <__aeabi_f2d>
 800297e:	a318      	add	r3, pc, #96	; (adr r3, 80029e0 <pl_getbatt+0x98>)
 8002980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002984:	f7fd fe38 	bl	80005f8 <__aeabi_dmul>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4610      	mov	r0, r2
 800298e:	4619      	mov	r1, r3
 8002990:	a315      	add	r3, pc, #84	; (adr r3, 80029e8 <pl_getbatt+0xa0>)
 8002992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002996:	f7fd ff59 	bl	800084c <__aeabi_ddiv>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	4610      	mov	r0, r2
 80029a0:	4619      	mov	r1, r3
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	4b13      	ldr	r3, [pc, #76]	; (80029f4 <pl_getbatt+0xac>)
 80029a8:	f7fd fe26 	bl	80005f8 <__aeabi_dmul>
 80029ac:	4602      	mov	r2, r0
 80029ae:	460b      	mov	r3, r1
 80029b0:	4610      	mov	r0, r2
 80029b2:	4619      	mov	r1, r3
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <pl_getbatt+0xb0>)
 80029ba:	f7fd ff47 	bl	800084c <__aeabi_ddiv>
 80029be:	4602      	mov	r2, r0
 80029c0:	460b      	mov	r3, r1
 80029c2:	4610      	mov	r0, r2
 80029c4:	4619      	mov	r1, r3
 80029c6:	f7fe f90f 	bl	8000be8 <__aeabi_d2f>
 80029ca:	4603      	mov	r3, r0
 80029cc:	603b      	str	r3, [r7, #0]


return batt;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	ee07 3a90 	vmov	s15, r3
}
 80029d4:	eeb0 0a67 	vmov.f32	s0, s15
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	66666666 	.word	0x66666666
 80029e4:	400a6666 	.word	0x400a6666
 80029e8:	00000000 	.word	0x00000000
 80029ec:	408ff800 	.word	0x408ff800
 80029f0:	20000958 	.word	0x20000958
 80029f4:	405e8000 	.word	0x405e8000
 80029f8:	40360000 	.word	0x40360000
 80029fc:	00000000 	.word	0x00000000

08002a00 <pl_callback_getSensor>:
/*******************************************************************/
/*	callback			(pl_callback_getSensor)	*/
/*******************************************************************/
/*	DMA					*/
/*******************************************************************/
void pl_callback_getSensor(void) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
	uint16_t V_battAD;

	int j;
	HAL_ADC_Stop_DMA(&hadc1);
 8002a06:	4862      	ldr	r0, [pc, #392]	; (8002b90 <pl_callback_getSensor+0x190>)
 8002a08:	f006 feaa 	bl	8009760 <HAL_ADC_Stop_DMA>
	switch (AD_step) {
 8002a0c:	4b61      	ldr	r3, [pc, #388]	; (8002b94 <pl_callback_getSensor+0x194>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d042      	beq.n	8002a9a <pl_callback_getSensor+0x9a>
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	dc66      	bgt.n	8002ae6 <pl_callback_getSensor+0xe6>
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d002      	beq.n	8002a22 <pl_callback_getSensor+0x22>
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d016      	beq.n	8002a4e <pl_callback_getSensor+0x4e>
 8002a20:	e061      	b.n	8002ae6 <pl_callback_getSensor+0xe6>
		case 0:
			HAL_GPIO_WritePin(SENSORLED_1_GPIO_Port, SENSORLED_1_Pin, GPIO_PIN_SET);
 8002a22:	2201      	movs	r2, #1
 8002a24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a28:	485b      	ldr	r0, [pc, #364]	; (8002b98 <pl_callback_getSensor+0x198>)
 8002a2a:	f008 f9d7 	bl	800addc <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(SENSORLED_2_GPIO_Port, SENSORLED_2_Pin,GPIO_PIN_RESET);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a34:	4858      	ldr	r0, [pc, #352]	; (8002b98 <pl_callback_getSensor+0x198>)
 8002a36:	f008 f9d1 	bl	800addc <HAL_GPIO_WritePin>
					for (j = 0; j <= 100; j++) {
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	607b      	str	r3, [r7, #4]
 8002a3e:	e002      	b.n	8002a46 <pl_callback_getSensor+0x46>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3301      	adds	r3, #1
 8002a44:	607b      	str	r3, [r7, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b64      	cmp	r3, #100	; 0x64
 8002a4a:	ddf9      	ble.n	8002a40 <pl_callback_getSensor+0x40>
					}
			break;
 8002a4c:	e04b      	b.n	8002ae6 <pl_callback_getSensor+0xe6>
		case 1:
			g_sensor_on[0] = g_ADCBuffer[1];
 8002a4e:	4b53      	ldr	r3, [pc, #332]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002a50:	885a      	ldrh	r2, [r3, #2]
 8002a52:	4b53      	ldr	r3, [pc, #332]	; (8002ba0 <pl_callback_getSensor+0x1a0>)
 8002a54:	801a      	strh	r2, [r3, #0]
			g_sensor_on[1] = g_ADCBuffer[2];
 8002a56:	4b51      	ldr	r3, [pc, #324]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002a58:	889a      	ldrh	r2, [r3, #4]
 8002a5a:	4b51      	ldr	r3, [pc, #324]	; (8002ba0 <pl_callback_getSensor+0x1a0>)
 8002a5c:	805a      	strh	r2, [r3, #2]
			g_sensor_off[2] = g_ADCBuffer[3];
 8002a5e:	4b4f      	ldr	r3, [pc, #316]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002a60:	88da      	ldrh	r2, [r3, #6]
 8002a62:	4b50      	ldr	r3, [pc, #320]	; (8002ba4 <pl_callback_getSensor+0x1a4>)
 8002a64:	809a      	strh	r2, [r3, #4]
			g_sensor_off[3] = g_ADCBuffer[4];
 8002a66:	4b4d      	ldr	r3, [pc, #308]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002a68:	891a      	ldrh	r2, [r3, #8]
 8002a6a:	4b4e      	ldr	r3, [pc, #312]	; (8002ba4 <pl_callback_getSensor+0x1a4>)
 8002a6c:	80da      	strh	r2, [r3, #6]
			HAL_GPIO_WritePin(SENSORLED_1_GPIO_Port, SENSORLED_1_Pin, GPIO_PIN_RESET);
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a74:	4848      	ldr	r0, [pc, #288]	; (8002b98 <pl_callback_getSensor+0x198>)
 8002a76:	f008 f9b1 	bl	800addc <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(SENSORLED_2_GPIO_Port, SENSORLED_2_Pin,GPIO_PIN_SET);
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a80:	4845      	ldr	r0, [pc, #276]	; (8002b98 <pl_callback_getSensor+0x198>)
 8002a82:	f008 f9ab 	bl	800addc <HAL_GPIO_WritePin>
					for (j = 0; j <= 100; j++) {
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
 8002a8a:	e002      	b.n	8002a92 <pl_callback_getSensor+0x92>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	607b      	str	r3, [r7, #4]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b64      	cmp	r3, #100	; 0x64
 8002a96:	ddf9      	ble.n	8002a8c <pl_callback_getSensor+0x8c>
					}
			break;
 8002a98:	e025      	b.n	8002ae6 <pl_callback_getSensor+0xe6>
		case 2:
			g_sensor_off[0] = g_ADCBuffer[1];
 8002a9a:	4b40      	ldr	r3, [pc, #256]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002a9c:	885a      	ldrh	r2, [r3, #2]
 8002a9e:	4b41      	ldr	r3, [pc, #260]	; (8002ba4 <pl_callback_getSensor+0x1a4>)
 8002aa0:	801a      	strh	r2, [r3, #0]
			g_sensor_off[1] = g_ADCBuffer[2];
 8002aa2:	4b3e      	ldr	r3, [pc, #248]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002aa4:	889a      	ldrh	r2, [r3, #4]
 8002aa6:	4b3f      	ldr	r3, [pc, #252]	; (8002ba4 <pl_callback_getSensor+0x1a4>)
 8002aa8:	805a      	strh	r2, [r3, #2]
			g_sensor_on[2] = g_ADCBuffer[3];
 8002aaa:	4b3c      	ldr	r3, [pc, #240]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002aac:	88da      	ldrh	r2, [r3, #6]
 8002aae:	4b3c      	ldr	r3, [pc, #240]	; (8002ba0 <pl_callback_getSensor+0x1a0>)
 8002ab0:	809a      	strh	r2, [r3, #4]
			g_sensor_on[3] = g_ADCBuffer[4];
 8002ab2:	4b3a      	ldr	r3, [pc, #232]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002ab4:	891a      	ldrh	r2, [r3, #8]
 8002ab6:	4b3a      	ldr	r3, [pc, #232]	; (8002ba0 <pl_callback_getSensor+0x1a0>)
 8002ab8:	80da      	strh	r2, [r3, #6]
			HAL_GPIO_WritePin(SENSORLED_1_GPIO_Port, SENSORLED_1_Pin, GPIO_PIN_RESET);
 8002aba:	2200      	movs	r2, #0
 8002abc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ac0:	4835      	ldr	r0, [pc, #212]	; (8002b98 <pl_callback_getSensor+0x198>)
 8002ac2:	f008 f98b 	bl	800addc <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(SENSORLED_2_GPIO_Port, SENSORLED_2_Pin,GPIO_PIN_RESET);
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002acc:	4832      	ldr	r0, [pc, #200]	; (8002b98 <pl_callback_getSensor+0x198>)
 8002ace:	f008 f985 	bl	800addc <HAL_GPIO_WritePin>
					for (j = 0; j <= 10; j++) {
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	607b      	str	r3, [r7, #4]
 8002ad6:	e002      	b.n	8002ade <pl_callback_getSensor+0xde>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3301      	adds	r3, #1
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b0a      	cmp	r3, #10
 8002ae2:	ddf9      	ble.n	8002ad8 <pl_callback_getSensor+0xd8>
					}
			break;
 8002ae4:	bf00      	nop
	}
	V_battAD = g_ADCBuffer[0];
 8002ae6:	4b2d      	ldr	r3, [pc, #180]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	807b      	strh	r3, [r7, #2]
		g_V_batt = 3.3 * (float) V_battAD / 1023.0 * (100.0 + 22.0) / 22.0;
 8002aec:	887b      	ldrh	r3, [r7, #2]
 8002aee:	ee07 3a90 	vmov	s15, r3
 8002af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002af6:	ee17 0a90 	vmov	r0, s15
 8002afa:	f7fd fd25 	bl	8000548 <__aeabi_f2d>
 8002afe:	a320      	add	r3, pc, #128	; (adr r3, 8002b80 <pl_callback_getSensor+0x180>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f7fd fd78 	bl	80005f8 <__aeabi_dmul>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	4619      	mov	r1, r3
 8002b10:	a31d      	add	r3, pc, #116	; (adr r3, 8002b88 <pl_callback_getSensor+0x188>)
 8002b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b16:	f7fd fe99 	bl	800084c <__aeabi_ddiv>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4610      	mov	r0, r2
 8002b20:	4619      	mov	r1, r3
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	4b20      	ldr	r3, [pc, #128]	; (8002ba8 <pl_callback_getSensor+0x1a8>)
 8002b28:	f7fd fd66 	bl	80005f8 <__aeabi_dmul>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4610      	mov	r0, r2
 8002b32:	4619      	mov	r1, r3
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	4b1c      	ldr	r3, [pc, #112]	; (8002bac <pl_callback_getSensor+0x1ac>)
 8002b3a:	f7fd fe87 	bl	800084c <__aeabi_ddiv>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	f7fe f84f 	bl	8000be8 <__aeabi_d2f>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4a18      	ldr	r2, [pc, #96]	; (8002bb0 <pl_callback_getSensor+0x1b0>)
 8002b4e:	6013      	str	r3, [r2, #0]
		AD_step++;
 8002b50:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <pl_callback_getSensor+0x194>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	3301      	adds	r3, #1
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	4b0e      	ldr	r3, [pc, #56]	; (8002b94 <pl_callback_getSensor+0x194>)
 8002b5a:	701a      	strb	r2, [r3, #0]

		if (AD_step != 3) {
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <pl_callback_getSensor+0x194>)
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d005      	beq.n	8002b70 <pl_callback_getSensor+0x170>
			HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 8002b64:	2205      	movs	r2, #5
 8002b66:	490d      	ldr	r1, [pc, #52]	; (8002b9c <pl_callback_getSensor+0x19c>)
 8002b68:	4809      	ldr	r0, [pc, #36]	; (8002b90 <pl_callback_getSensor+0x190>)
 8002b6a:	f006 fd75 	bl	8009658 <HAL_ADC_Start_DMA>

			AD_step = 0;

		}

}
 8002b6e:	e002      	b.n	8002b76 <pl_callback_getSensor+0x176>
			AD_step = 0;
 8002b70:	4b08      	ldr	r3, [pc, #32]	; (8002b94 <pl_callback_getSensor+0x194>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	66666666 	.word	0x66666666
 8002b84:	400a6666 	.word	0x400a6666
 8002b88:	00000000 	.word	0x00000000
 8002b8c:	408ff800 	.word	0x408ff800
 8002b90:	20000958 	.word	0x20000958
 8002b94:	200003ae 	.word	0x200003ae
 8002b98:	48000800 	.word	0x48000800
 8002b9c:	200003a4 	.word	0x200003a4
 8002ba0:	200003b0 	.word	0x200003b0
 8002ba4:	200003b8 	.word	0x200003b8
 8002ba8:	405e8000 	.word	0x405e8000
 8002bac:	40360000 	.word	0x40360000
 8002bb0:	200003c0 	.word	0x200003c0

08002bb4 <pl_interupt_getSensor>:
/*******************************************************************/
/*	()			(interupt_calSensor)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void pl_interupt_getSensor(void){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0

		HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 8002bb8:	2205      	movs	r2, #5
 8002bba:	4903      	ldr	r1, [pc, #12]	; (8002bc8 <pl_interupt_getSensor+0x14>)
 8002bbc:	4803      	ldr	r0, [pc, #12]	; (8002bcc <pl_interupt_getSensor+0x18>)
 8002bbe:	f006 fd4b 	bl	8009658 <HAL_ADC_Start_DMA>
				sizeof(g_ADCBuffer) / sizeof(uint16_t));


}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	200003a4 	.word	0x200003a4
 8002bcc:	20000958 	.word	0x20000958

08002bd0 <pl_test_speaker>:

soundData seria[seriaNUM];
soundData Zelda_nazo[Zelda_nazoNUM];

void pl_test_speaker(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
	for(int count=1;count<15;count++){
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	e007      	b.n	8002bec <pl_test_speaker+0x1c>
		pl_play_oneSound(count);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 f861 	bl	8002ca8 <pl_play_oneSound>
	for(int count=1;count<15;count++){
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	3301      	adds	r3, #1
 8002bea:	607b      	str	r3, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b0e      	cmp	r3, #14
 8002bf0:	ddf4      	ble.n	8002bdc <pl_test_speaker+0xc>
		}

	pl_play_Music(8, Zelda_nazo);
 8002bf2:	4906      	ldr	r1, [pc, #24]	; (8002c0c <pl_test_speaker+0x3c>)
 8002bf4:	2008      	movs	r0, #8
 8002bf6:	f000 f8c3 	bl	8002d80 <pl_play_Music>
	pl_play_Music(169, seria);
 8002bfa:	4905      	ldr	r1, [pc, #20]	; (8002c10 <pl_test_speaker+0x40>)
 8002bfc:	20a9      	movs	r0, #169	; 0xa9
 8002bfe:	f000 f8bf 	bl	8002d80 <pl_play_Music>


}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20000914 	.word	0x20000914
 8002c10:	200003c4 	.word	0x200003c4

08002c14 <pl_speaker_init>:
/*						(pl_speaker_init)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void pl_speaker_init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0

	  HAL_TIM_Base_Start_IT(&htim15);//speaker
 8002c18:	4805      	ldr	r0, [pc, #20]	; (8002c30 <pl_speaker_init+0x1c>)
 8002c1a:	f009 fe5d 	bl	800c8d8 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_PWM_MspInit(&htim15);//speaker
 8002c1e:	4804      	ldr	r0, [pc, #16]	; (8002c30 <pl_speaker_init+0x1c>)
 8002c20:	f005 f8d8 	bl	8007dd4 <HAL_TIM_PWM_MspInit>

	  inputseria();
 8002c24:	f000 f95a 	bl	8002edc <inputseria>
	  inputZelda_nazo();
 8002c28:	f000 f90e 	bl	8002e48 <inputZelda_nazo>


}
 8002c2c:	bf00      	nop
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20001368 	.word	0x20001368
 8002c34:	00000000 	.word	0x00000000

08002c38 <calFrequencyCount>:
/*******************************************************************/
/*	cycleCount					(calFrequencyCount)	*/
/*******************************************************************/
/*	PWMcycleCount						*/
/*******************************************************************/
uint16_t calFrequencyCount(float tarHz) {
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t tarCount;
	if (tarHz == 0) {
 8002c42:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c46:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4e:	d102      	bne.n	8002c56 <calFrequencyCount+0x1e>
		tarCount = 0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	81fb      	strh	r3, [r7, #14]
 8002c54:	e01a      	b.n	8002c8c <calFrequencyCount+0x54>
	} else {
		tarCount = (uint16_t) (1000000.0 / tarHz - 1.0);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7fd fc76 	bl	8000548 <__aeabi_f2d>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	460b      	mov	r3, r1
 8002c60:	a10e      	add	r1, pc, #56	; (adr r1, 8002c9c <calFrequencyCount+0x64>)
 8002c62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c66:	f7fd fdf1 	bl	800084c <__aeabi_ddiv>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4610      	mov	r0, r2
 8002c70:	4619      	mov	r1, r3
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	4b08      	ldr	r3, [pc, #32]	; (8002c98 <calFrequencyCount+0x60>)
 8002c78:	f7fd fb06 	bl	8000288 <__aeabi_dsub>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4610      	mov	r0, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	f7fd ff90 	bl	8000ba8 <__aeabi_d2uiz>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	81fb      	strh	r3, [r7, #14]
	}
	return tarCount;
 8002c8c:	89fb      	ldrh	r3, [r7, #14]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	3ff00000 	.word	0x3ff00000
 8002c9c:	00000000 	.word	0x00000000
 8002ca0:	412e8480 	.word	0x412e8480
 8002ca4:	00000000 	.word	0x00000000

08002ca8 <pl_play_oneSound>:
/*******************************************************************/
/*						(pl_play_oneSound)	*/
/*******************************************************************/
/*	scale						*/
/*******************************************************************/
void pl_play_oneSound(char scale) {
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	71fb      	strb	r3, [r7, #7]
	uint16_t cycleCount, j;
	float Hz;
	Hz = 1.0;
 8002cb2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002cb6:	613b      	str	r3, [r7, #16]
	for (j = 0; j < scale; j++) {
 8002cb8:	2300      	movs	r3, #0
 8002cba:	82fb      	strh	r3, [r7, #22]
 8002cbc:	e012      	b.n	8002ce4 <pl_play_oneSound+0x3c>
		Hz = Hz * 1.0595;
 8002cbe:	6938      	ldr	r0, [r7, #16]
 8002cc0:	f7fd fc42 	bl	8000548 <__aeabi_f2d>
 8002cc4:	a32c      	add	r3, pc, #176	; (adr r3, 8002d78 <pl_play_oneSound+0xd0>)
 8002cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cca:	f7fd fc95 	bl	80005f8 <__aeabi_dmul>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	4610      	mov	r0, r2
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	f7fd ff87 	bl	8000be8 <__aeabi_d2f>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	613b      	str	r3, [r7, #16]
	for (j = 0; j < scale; j++) {
 8002cde:	8afb      	ldrh	r3, [r7, #22]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	82fb      	strh	r3, [r7, #22]
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	8afa      	ldrh	r2, [r7, #22]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d3e7      	bcc.n	8002cbe <pl_play_oneSound+0x16>
	}
	cycleCount = calFrequencyCount(440 * 0.6 * Hz);
 8002cee:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cf2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002d70 <pl_play_oneSound+0xc8>
 8002cf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8002cfe:	f7ff ff9b 	bl	8002c38 <calFrequencyCount>
 8002d02:	4603      	mov	r3, r0
 8002d04:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_AUTORELOAD(&htim15, cycleCount);
 8002d06:	4b1b      	ldr	r3, [pc, #108]	; (8002d74 <pl_play_oneSound+0xcc>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	89fa      	ldrh	r2, [r7, #14]
 8002d0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d0e:	89fb      	ldrh	r3, [r7, #14]
 8002d10:	4a18      	ldr	r2, [pc, #96]	; (8002d74 <pl_play_oneSound+0xcc>)
 8002d12:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2,cycleCount * SPEAKER_LOUDNESS);
 8002d14:	89fb      	ldrh	r3, [r7, #14]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fc04 	bl	8000524 <__aeabi_i2d>
 8002d1c:	a312      	add	r3, pc, #72	; (adr r3, 8002d68 <pl_play_oneSound+0xc0>)
 8002d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d22:	f7fd fc69 	bl	80005f8 <__aeabi_dmul>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4912      	ldr	r1, [pc, #72]	; (8002d74 <pl_play_oneSound+0xcc>)
 8002d2c:	680c      	ldr	r4, [r1, #0]
 8002d2e:	4610      	mov	r0, r2
 8002d30:	4619      	mov	r1, r3
 8002d32:	f7fd ff39 	bl	8000ba8 <__aeabi_d2uiz>
 8002d36:	4603      	mov	r3, r0
 8002d38:	63a3      	str	r3, [r4, #56]	; 0x38

	__HAL_TIM_SET_COUNTER(&htim15, 0);
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	; (8002d74 <pl_play_oneSound+0xcc>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8002d42:	2104      	movs	r1, #4
 8002d44:	480b      	ldr	r0, [pc, #44]	; (8002d74 <pl_play_oneSound+0xcc>)
 8002d46:	f009 fe73 	bl	800ca30 <HAL_TIM_PWM_Start>
	HAL_Delay(600);
 8002d4a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002d4e:	f005 ffdb 	bl	8008d08 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_2);
 8002d52:	2104      	movs	r1, #4
 8002d54:	4807      	ldr	r0, [pc, #28]	; (8002d74 <pl_play_oneSound+0xcc>)
 8002d56:	f009 ff49 	bl	800cbec <HAL_TIM_PWM_Stop>

}
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd90      	pop	{r4, r7, pc}
 8002d62:	bf00      	nop
 8002d64:	f3af 8000 	nop.w
 8002d68:	47ae147b 	.word	0x47ae147b
 8002d6c:	3f747ae1 	.word	0x3f747ae1
 8002d70:	43840000 	.word	0x43840000
 8002d74:	20001368 	.word	0x20001368
 8002d78:	45a1cac1 	.word	0x45a1cac1
 8002d7c:	3ff0f3b6 	.word	0x3ff0f3b6

08002d80 <pl_play_Music>:
/*******************************************************************/
/*						(pl_play_Music)	*/
/*******************************************************************/
/*	playData						*/
/*******************************************************************/
void pl_play_Music(uint16_t dataMaxNum, soundData *playData) {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	6039      	str	r1, [r7, #0]
 8002d8a:	80fb      	strh	r3, [r7, #6]

	uint16_t i;
	uint16_t cycleCount, cycleCount_f;

	for (i = 0; i < dataMaxNum; i++) {
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	81fb      	strh	r3, [r7, #14]
 8002d90:	e043      	b.n	8002e1a <pl_play_Music+0x9a>
		HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_2);
 8002d92:	2104      	movs	r1, #4
 8002d94:	482a      	ldr	r0, [pc, #168]	; (8002e40 <pl_play_Music+0xc0>)
 8002d96:	f009 ff29 	bl	800cbec <HAL_TIM_PWM_Stop>

		cycleCount = calFrequencyCount(playData[i].interval);
 8002d9a:	89fb      	ldrh	r3, [r7, #14]
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	4413      	add	r3, r2
 8002da2:	edd3 7a00 	vldr	s15, [r3]
 8002da6:	eeb0 0a67 	vmov.f32	s0, s15
 8002daa:	f7ff ff45 	bl	8002c38 <calFrequencyCount>
 8002dae:	4603      	mov	r3, r0
 8002db0:	81bb      	strh	r3, [r7, #12]
		cycleCount_f = (int) ((float) (cycleCount) * SPEAKER_LOUDNESS);
 8002db2:	89bb      	ldrh	r3, [r7, #12]
 8002db4:	ee07 3a90 	vmov	s15, r3
 8002db8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dbc:	ee17 0a90 	vmov	r0, s15
 8002dc0:	f7fd fbc2 	bl	8000548 <__aeabi_f2d>
 8002dc4:	a31c      	add	r3, pc, #112	; (adr r3, 8002e38 <pl_play_Music+0xb8>)
 8002dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dca:	f7fd fc15 	bl	80005f8 <__aeabi_dmul>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f7fd febf 	bl	8000b58 <__aeabi_d2iz>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	817b      	strh	r3, [r7, #10]
		__HAL_TIM_SET_AUTORELOAD(&htim15, cycleCount);
 8002dde:	4b18      	ldr	r3, [pc, #96]	; (8002e40 <pl_play_Music+0xc0>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	89ba      	ldrh	r2, [r7, #12]
 8002de4:	62da      	str	r2, [r3, #44]	; 0x2c
 8002de6:	89bb      	ldrh	r3, [r7, #12]
 8002de8:	4a15      	ldr	r2, [pc, #84]	; (8002e40 <pl_play_Music+0xc0>)
 8002dea:	60d3      	str	r3, [r2, #12]

		__HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_2,cycleCount_f);
 8002dec:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <pl_play_Music+0xc0>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	897a      	ldrh	r2, [r7, #10]
 8002df2:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002df4:	4b13      	ldr	r3, [pc, #76]	; (8002e44 <pl_play_Music+0xc4>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2);
 8002dfc:	2104      	movs	r1, #4
 8002dfe:	4810      	ldr	r0, [pc, #64]	; (8002e40 <pl_play_Music+0xc0>)
 8002e00:	f009 fe16 	bl	800ca30 <HAL_TIM_PWM_Start>
		HAL_Delay(playData[i].waittime);
 8002e04:	89fb      	ldrh	r3, [r7, #14]
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	889b      	ldrh	r3, [r3, #4]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f005 ff7a 	bl	8008d08 <HAL_Delay>
	for (i = 0; i < dataMaxNum; i++) {
 8002e14:	89fb      	ldrh	r3, [r7, #14]
 8002e16:	3301      	adds	r3, #1
 8002e18:	81fb      	strh	r3, [r7, #14]
 8002e1a:	89fa      	ldrh	r2, [r7, #14]
 8002e1c:	88fb      	ldrh	r3, [r7, #6]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d3b7      	bcc.n	8002d92 <pl_play_Music+0x12>
	}
	HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_2);
 8002e22:	2104      	movs	r1, #4
 8002e24:	4806      	ldr	r0, [pc, #24]	; (8002e40 <pl_play_Music+0xc0>)
 8002e26:	f009 fee1 	bl	800cbec <HAL_TIM_PWM_Stop>
}
 8002e2a:	bf00      	nop
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	f3af 8000 	nop.w
 8002e38:	47ae147b 	.word	0x47ae147b
 8002e3c:	3f747ae1 	.word	0x3f747ae1
 8002e40:	20001368 	.word	0x20001368
 8002e44:	200012d0 	.word	0x200012d0

08002e48 <inputZelda_nazo>:
/*******************************************************************/
/*						(input)	*/
/*******************************************************************/
/*							*/
/*******************************************************************/
void inputZelda_nazo(void) {
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
	Zelda_nazo[0].interval = 1480;
 8002e4c:	4b1a      	ldr	r3, [pc, #104]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e4e:	4a1b      	ldr	r2, [pc, #108]	; (8002ebc <inputZelda_nazo+0x74>)
 8002e50:	601a      	str	r2, [r3, #0]
	Zelda_nazo[0].waittime = 19 * 7;
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e54:	2285      	movs	r2, #133	; 0x85
 8002e56:	809a      	strh	r2, [r3, #4]
	Zelda_nazo[1].interval = 1397;
 8002e58:	4b17      	ldr	r3, [pc, #92]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e5a:	4a19      	ldr	r2, [pc, #100]	; (8002ec0 <inputZelda_nazo+0x78>)
 8002e5c:	609a      	str	r2, [r3, #8]
	Zelda_nazo[1].waittime = 19 * 7;
 8002e5e:	4b16      	ldr	r3, [pc, #88]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e60:	2285      	movs	r2, #133	; 0x85
 8002e62:	819a      	strh	r2, [r3, #12]
	Zelda_nazo[2].interval = 1175;
 8002e64:	4b14      	ldr	r3, [pc, #80]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e66:	4a17      	ldr	r2, [pc, #92]	; (8002ec4 <inputZelda_nazo+0x7c>)
 8002e68:	611a      	str	r2, [r3, #16]
	Zelda_nazo[2].waittime = 19 * 7;
 8002e6a:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e6c:	2285      	movs	r2, #133	; 0x85
 8002e6e:	829a      	strh	r2, [r3, #20]
	Zelda_nazo[3].interval = 831;
 8002e70:	4b11      	ldr	r3, [pc, #68]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e72:	4a15      	ldr	r2, [pc, #84]	; (8002ec8 <inputZelda_nazo+0x80>)
 8002e74:	619a      	str	r2, [r3, #24]
	Zelda_nazo[3].waittime = 19 * 7;
 8002e76:	4b10      	ldr	r3, [pc, #64]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e78:	2285      	movs	r2, #133	; 0x85
 8002e7a:	839a      	strh	r2, [r3, #28]
	Zelda_nazo[4].interval = 784;
 8002e7c:	4b0e      	ldr	r3, [pc, #56]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e7e:	4a13      	ldr	r2, [pc, #76]	; (8002ecc <inputZelda_nazo+0x84>)
 8002e80:	621a      	str	r2, [r3, #32]
	Zelda_nazo[4].waittime = 19 * 7;
 8002e82:	4b0d      	ldr	r3, [pc, #52]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e84:	2285      	movs	r2, #133	; 0x85
 8002e86:	849a      	strh	r2, [r3, #36]	; 0x24
	Zelda_nazo[5].interval = 1245;
 8002e88:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e8a:	4a11      	ldr	r2, [pc, #68]	; (8002ed0 <inputZelda_nazo+0x88>)
 8002e8c:	629a      	str	r2, [r3, #40]	; 0x28
	Zelda_nazo[5].waittime = 19 * 7;
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e90:	2285      	movs	r2, #133	; 0x85
 8002e92:	859a      	strh	r2, [r3, #44]	; 0x2c
	Zelda_nazo[6].interval = 1568;
 8002e94:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e96:	4a0f      	ldr	r2, [pc, #60]	; (8002ed4 <inputZelda_nazo+0x8c>)
 8002e98:	631a      	str	r2, [r3, #48]	; 0x30
	Zelda_nazo[6].waittime = 19 * 7;
 8002e9a:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002e9c:	2285      	movs	r2, #133	; 0x85
 8002e9e:	869a      	strh	r2, [r3, #52]	; 0x34
	Zelda_nazo[7].interval = 1976;
 8002ea0:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002ea2:	4a0d      	ldr	r2, [pc, #52]	; (8002ed8 <inputZelda_nazo+0x90>)
 8002ea4:	639a      	str	r2, [r3, #56]	; 0x38
	Zelda_nazo[7].waittime = 99 * 7;
 8002ea6:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <inputZelda_nazo+0x70>)
 8002ea8:	f240 22b5 	movw	r2, #693	; 0x2b5
 8002eac:	879a      	strh	r2, [r3, #60]	; 0x3c

}
 8002eae:	bf00      	nop
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	20000914 	.word	0x20000914
 8002ebc:	44b90000 	.word	0x44b90000
 8002ec0:	44aea000 	.word	0x44aea000
 8002ec4:	4492e000 	.word	0x4492e000
 8002ec8:	444fc000 	.word	0x444fc000
 8002ecc:	44440000 	.word	0x44440000
 8002ed0:	449ba000 	.word	0x449ba000
 8002ed4:	44c40000 	.word	0x44c40000
 8002ed8:	44f70000 	.word	0x44f70000

08002edc <inputseria>:


void inputseria(void) {
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
	seria[0].interval = 698;
 8002ee0:	4bad      	ldr	r3, [pc, #692]	; (8003198 <inputseria+0x2bc>)
 8002ee2:	4aae      	ldr	r2, [pc, #696]	; (800319c <inputseria+0x2c0>)
 8002ee4:	601a      	str	r2, [r3, #0]
	seria[0].waittime = 224;
 8002ee6:	4bac      	ldr	r3, [pc, #688]	; (8003198 <inputseria+0x2bc>)
 8002ee8:	22e0      	movs	r2, #224	; 0xe0
 8002eea:	809a      	strh	r2, [r3, #4]
	seria[1].interval = 880;
 8002eec:	4baa      	ldr	r3, [pc, #680]	; (8003198 <inputseria+0x2bc>)
 8002eee:	4aac      	ldr	r2, [pc, #688]	; (80031a0 <inputseria+0x2c4>)
 8002ef0:	609a      	str	r2, [r3, #8]
	seria[1].waittime = 224;
 8002ef2:	4ba9      	ldr	r3, [pc, #676]	; (8003198 <inputseria+0x2bc>)
 8002ef4:	22e0      	movs	r2, #224	; 0xe0
 8002ef6:	819a      	strh	r2, [r3, #12]
	seria[2].interval = 988;
 8002ef8:	4ba7      	ldr	r3, [pc, #668]	; (8003198 <inputseria+0x2bc>)
 8002efa:	4aaa      	ldr	r2, [pc, #680]	; (80031a4 <inputseria+0x2c8>)
 8002efc:	611a      	str	r2, [r3, #16]
	seria[2].waittime = 462;
 8002efe:	4ba6      	ldr	r3, [pc, #664]	; (8003198 <inputseria+0x2bc>)
 8002f00:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8002f04:	829a      	strh	r2, [r3, #20]
	seria[3].interval = 698;
 8002f06:	4ba4      	ldr	r3, [pc, #656]	; (8003198 <inputseria+0x2bc>)
 8002f08:	4aa4      	ldr	r2, [pc, #656]	; (800319c <inputseria+0x2c0>)
 8002f0a:	619a      	str	r2, [r3, #24]
	seria[3].waittime = 224;
 8002f0c:	4ba2      	ldr	r3, [pc, #648]	; (8003198 <inputseria+0x2bc>)
 8002f0e:	22e0      	movs	r2, #224	; 0xe0
 8002f10:	839a      	strh	r2, [r3, #28]
	seria[4].interval = 880;
 8002f12:	4ba1      	ldr	r3, [pc, #644]	; (8003198 <inputseria+0x2bc>)
 8002f14:	4aa2      	ldr	r2, [pc, #648]	; (80031a0 <inputseria+0x2c4>)
 8002f16:	621a      	str	r2, [r3, #32]
	seria[4].waittime = 224;
 8002f18:	4b9f      	ldr	r3, [pc, #636]	; (8003198 <inputseria+0x2bc>)
 8002f1a:	22e0      	movs	r2, #224	; 0xe0
 8002f1c:	849a      	strh	r2, [r3, #36]	; 0x24
	seria[5].interval = 988;
 8002f1e:	4b9e      	ldr	r3, [pc, #632]	; (8003198 <inputseria+0x2bc>)
 8002f20:	4aa0      	ldr	r2, [pc, #640]	; (80031a4 <inputseria+0x2c8>)
 8002f22:	629a      	str	r2, [r3, #40]	; 0x28
	seria[5].waittime = 462;
 8002f24:	4b9c      	ldr	r3, [pc, #624]	; (8003198 <inputseria+0x2bc>)
 8002f26:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8002f2a:	859a      	strh	r2, [r3, #44]	; 0x2c
	seria[6].interval = 698;
 8002f2c:	4b9a      	ldr	r3, [pc, #616]	; (8003198 <inputseria+0x2bc>)
 8002f2e:	4a9b      	ldr	r2, [pc, #620]	; (800319c <inputseria+0x2c0>)
 8002f30:	631a      	str	r2, [r3, #48]	; 0x30
	seria[6].waittime = 224;
 8002f32:	4b99      	ldr	r3, [pc, #612]	; (8003198 <inputseria+0x2bc>)
 8002f34:	22e0      	movs	r2, #224	; 0xe0
 8002f36:	869a      	strh	r2, [r3, #52]	; 0x34
	seria[7].interval = 880;
 8002f38:	4b97      	ldr	r3, [pc, #604]	; (8003198 <inputseria+0x2bc>)
 8002f3a:	4a99      	ldr	r2, [pc, #612]	; (80031a0 <inputseria+0x2c4>)
 8002f3c:	639a      	str	r2, [r3, #56]	; 0x38
	seria[7].waittime = 224;
 8002f3e:	4b96      	ldr	r3, [pc, #600]	; (8003198 <inputseria+0x2bc>)
 8002f40:	22e0      	movs	r2, #224	; 0xe0
 8002f42:	879a      	strh	r2, [r3, #60]	; 0x3c
	seria[8].interval = 988;
 8002f44:	4b94      	ldr	r3, [pc, #592]	; (8003198 <inputseria+0x2bc>)
 8002f46:	4a97      	ldr	r2, [pc, #604]	; (80031a4 <inputseria+0x2c8>)
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
	seria[8].waittime = 224;
 8002f4a:	4b93      	ldr	r3, [pc, #588]	; (8003198 <inputseria+0x2bc>)
 8002f4c:	22e0      	movs	r2, #224	; 0xe0
 8002f4e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	seria[9].interval = 1319;
 8002f52:	4b91      	ldr	r3, [pc, #580]	; (8003198 <inputseria+0x2bc>)
 8002f54:	4a94      	ldr	r2, [pc, #592]	; (80031a8 <inputseria+0x2cc>)
 8002f56:	649a      	str	r2, [r3, #72]	; 0x48
	seria[9].waittime = 224;
 8002f58:	4b8f      	ldr	r3, [pc, #572]	; (8003198 <inputseria+0x2bc>)
 8002f5a:	22e0      	movs	r2, #224	; 0xe0
 8002f5c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	seria[10].interval = 1175;
 8002f60:	4b8d      	ldr	r3, [pc, #564]	; (8003198 <inputseria+0x2bc>)
 8002f62:	4a92      	ldr	r2, [pc, #584]	; (80031ac <inputseria+0x2d0>)
 8002f64:	651a      	str	r2, [r3, #80]	; 0x50
	seria[10].waittime = 462;
 8002f66:	4b8c      	ldr	r3, [pc, #560]	; (8003198 <inputseria+0x2bc>)
 8002f68:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8002f6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	seria[11].interval = 988;
 8002f70:	4b89      	ldr	r3, [pc, #548]	; (8003198 <inputseria+0x2bc>)
 8002f72:	4a8c      	ldr	r2, [pc, #560]	; (80031a4 <inputseria+0x2c8>)
 8002f74:	659a      	str	r2, [r3, #88]	; 0x58
	seria[11].waittime = 224;
 8002f76:	4b88      	ldr	r3, [pc, #544]	; (8003198 <inputseria+0x2bc>)
 8002f78:	22e0      	movs	r2, #224	; 0xe0
 8002f7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	seria[12].interval = 1047;
 8002f7e:	4b86      	ldr	r3, [pc, #536]	; (8003198 <inputseria+0x2bc>)
 8002f80:	4a8b      	ldr	r2, [pc, #556]	; (80031b0 <inputseria+0x2d4>)
 8002f82:	661a      	str	r2, [r3, #96]	; 0x60
	seria[12].waittime = 224;
 8002f84:	4b84      	ldr	r3, [pc, #528]	; (8003198 <inputseria+0x2bc>)
 8002f86:	22e0      	movs	r2, #224	; 0xe0
 8002f88:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	seria[13].interval = 988;
 8002f8c:	4b82      	ldr	r3, [pc, #520]	; (8003198 <inputseria+0x2bc>)
 8002f8e:	4a85      	ldr	r2, [pc, #532]	; (80031a4 <inputseria+0x2c8>)
 8002f90:	669a      	str	r2, [r3, #104]	; 0x68
	seria[13].waittime = 224;
 8002f92:	4b81      	ldr	r3, [pc, #516]	; (8003198 <inputseria+0x2bc>)
 8002f94:	22e0      	movs	r2, #224	; 0xe0
 8002f96:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	seria[14].interval = 784;
 8002f9a:	4b7f      	ldr	r3, [pc, #508]	; (8003198 <inputseria+0x2bc>)
 8002f9c:	4a85      	ldr	r2, [pc, #532]	; (80031b4 <inputseria+0x2d8>)
 8002f9e:	671a      	str	r2, [r3, #112]	; 0x70
	seria[14].waittime = 224;
 8002fa0:	4b7d      	ldr	r3, [pc, #500]	; (8003198 <inputseria+0x2bc>)
 8002fa2:	22e0      	movs	r2, #224	; 0xe0
 8002fa4:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	seria[15].interval = 659;
 8002fa8:	4b7b      	ldr	r3, [pc, #492]	; (8003198 <inputseria+0x2bc>)
 8002faa:	4a83      	ldr	r2, [pc, #524]	; (80031b8 <inputseria+0x2dc>)
 8002fac:	679a      	str	r2, [r3, #120]	; 0x78
	seria[15].waittime = 1169;
 8002fae:	4b7a      	ldr	r3, [pc, #488]	; (8003198 <inputseria+0x2bc>)
 8002fb0:	f240 4291 	movw	r2, #1169	; 0x491
 8002fb4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	seria[16].interval = 587;
 8002fb8:	4b77      	ldr	r3, [pc, #476]	; (8003198 <inputseria+0x2bc>)
 8002fba:	4a80      	ldr	r2, [pc, #512]	; (80031bc <inputseria+0x2e0>)
 8002fbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	seria[16].waittime = 224;
 8002fc0:	4b75      	ldr	r3, [pc, #468]	; (8003198 <inputseria+0x2bc>)
 8002fc2:	22e0      	movs	r2, #224	; 0xe0
 8002fc4:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	seria[17].interval = 659;
 8002fc8:	4b73      	ldr	r3, [pc, #460]	; (8003198 <inputseria+0x2bc>)
 8002fca:	4a7b      	ldr	r2, [pc, #492]	; (80031b8 <inputseria+0x2dc>)
 8002fcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	seria[17].waittime = 224;
 8002fd0:	4b71      	ldr	r3, [pc, #452]	; (8003198 <inputseria+0x2bc>)
 8002fd2:	22e0      	movs	r2, #224	; 0xe0
 8002fd4:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
	seria[18].interval = 784;
 8002fd8:	4b6f      	ldr	r3, [pc, #444]	; (8003198 <inputseria+0x2bc>)
 8002fda:	4a76      	ldr	r2, [pc, #472]	; (80031b4 <inputseria+0x2d8>)
 8002fdc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	seria[18].waittime = 224;
 8002fe0:	4b6d      	ldr	r3, [pc, #436]	; (8003198 <inputseria+0x2bc>)
 8002fe2:	22e0      	movs	r2, #224	; 0xe0
 8002fe4:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
	seria[19].interval = 659;
 8002fe8:	4b6b      	ldr	r3, [pc, #428]	; (8003198 <inputseria+0x2bc>)
 8002fea:	4a73      	ldr	r2, [pc, #460]	; (80031b8 <inputseria+0x2dc>)
 8002fec:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	seria[19].waittime = 1400;
 8002ff0:	4b69      	ldr	r3, [pc, #420]	; (8003198 <inputseria+0x2bc>)
 8002ff2:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8002ff6:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	seria[20].interval = 698;
 8002ffa:	4b67      	ldr	r3, [pc, #412]	; (8003198 <inputseria+0x2bc>)
 8002ffc:	4a67      	ldr	r2, [pc, #412]	; (800319c <inputseria+0x2c0>)
 8002ffe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	seria[20].waittime = 224;
 8003002:	4b65      	ldr	r3, [pc, #404]	; (8003198 <inputseria+0x2bc>)
 8003004:	22e0      	movs	r2, #224	; 0xe0
 8003006:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	seria[21].interval = 880;
 800300a:	4b63      	ldr	r3, [pc, #396]	; (8003198 <inputseria+0x2bc>)
 800300c:	4a64      	ldr	r2, [pc, #400]	; (80031a0 <inputseria+0x2c4>)
 800300e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	seria[21].waittime = 224;
 8003012:	4b61      	ldr	r3, [pc, #388]	; (8003198 <inputseria+0x2bc>)
 8003014:	22e0      	movs	r2, #224	; 0xe0
 8003016:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	seria[22].interval = 988;
 800301a:	4b5f      	ldr	r3, [pc, #380]	; (8003198 <inputseria+0x2bc>)
 800301c:	4a61      	ldr	r2, [pc, #388]	; (80031a4 <inputseria+0x2c8>)
 800301e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	seria[22].waittime = 462;
 8003022:	4b5d      	ldr	r3, [pc, #372]	; (8003198 <inputseria+0x2bc>)
 8003024:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003028:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
	seria[23].interval = 698;
 800302c:	4b5a      	ldr	r3, [pc, #360]	; (8003198 <inputseria+0x2bc>)
 800302e:	4a5b      	ldr	r2, [pc, #364]	; (800319c <inputseria+0x2c0>)
 8003030:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	seria[23].waittime = 224;
 8003034:	4b58      	ldr	r3, [pc, #352]	; (8003198 <inputseria+0x2bc>)
 8003036:	22e0      	movs	r2, #224	; 0xe0
 8003038:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
	seria[24].interval = 880;
 800303c:	4b56      	ldr	r3, [pc, #344]	; (8003198 <inputseria+0x2bc>)
 800303e:	4a58      	ldr	r2, [pc, #352]	; (80031a0 <inputseria+0x2c4>)
 8003040:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	seria[24].waittime = 224;
 8003044:	4b54      	ldr	r3, [pc, #336]	; (8003198 <inputseria+0x2bc>)
 8003046:	22e0      	movs	r2, #224	; 0xe0
 8003048:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
	seria[25].interval = 988;
 800304c:	4b52      	ldr	r3, [pc, #328]	; (8003198 <inputseria+0x2bc>)
 800304e:	4a55      	ldr	r2, [pc, #340]	; (80031a4 <inputseria+0x2c8>)
 8003050:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	seria[25].waittime = 462;
 8003054:	4b50      	ldr	r3, [pc, #320]	; (8003198 <inputseria+0x2bc>)
 8003056:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 800305a:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	seria[26].interval = 698;
 800305e:	4b4e      	ldr	r3, [pc, #312]	; (8003198 <inputseria+0x2bc>)
 8003060:	4a4e      	ldr	r2, [pc, #312]	; (800319c <inputseria+0x2c0>)
 8003062:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	seria[26].waittime = 224;
 8003066:	4b4c      	ldr	r3, [pc, #304]	; (8003198 <inputseria+0x2bc>)
 8003068:	22e0      	movs	r2, #224	; 0xe0
 800306a:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
	seria[27].interval = 880;
 800306e:	4b4a      	ldr	r3, [pc, #296]	; (8003198 <inputseria+0x2bc>)
 8003070:	4a4b      	ldr	r2, [pc, #300]	; (80031a0 <inputseria+0x2c4>)
 8003072:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	seria[27].waittime = 224;
 8003076:	4b48      	ldr	r3, [pc, #288]	; (8003198 <inputseria+0x2bc>)
 8003078:	22e0      	movs	r2, #224	; 0xe0
 800307a:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
	seria[28].interval = 988;
 800307e:	4b46      	ldr	r3, [pc, #280]	; (8003198 <inputseria+0x2bc>)
 8003080:	4a48      	ldr	r2, [pc, #288]	; (80031a4 <inputseria+0x2c8>)
 8003082:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	seria[28].waittime = 224;
 8003086:	4b44      	ldr	r3, [pc, #272]	; (8003198 <inputseria+0x2bc>)
 8003088:	22e0      	movs	r2, #224	; 0xe0
 800308a:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	seria[29].interval = 1319;
 800308e:	4b42      	ldr	r3, [pc, #264]	; (8003198 <inputseria+0x2bc>)
 8003090:	4a45      	ldr	r2, [pc, #276]	; (80031a8 <inputseria+0x2cc>)
 8003092:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	seria[29].waittime = 224;
 8003096:	4b40      	ldr	r3, [pc, #256]	; (8003198 <inputseria+0x2bc>)
 8003098:	22e0      	movs	r2, #224	; 0xe0
 800309a:	f8a3 20ec 	strh.w	r2, [r3, #236]	; 0xec
	seria[30].interval = 1175;
 800309e:	4b3e      	ldr	r3, [pc, #248]	; (8003198 <inputseria+0x2bc>)
 80030a0:	4a42      	ldr	r2, [pc, #264]	; (80031ac <inputseria+0x2d0>)
 80030a2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	seria[30].waittime = 462;
 80030a6:	4b3c      	ldr	r3, [pc, #240]	; (8003198 <inputseria+0x2bc>)
 80030a8:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 80030ac:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
	seria[31].interval = 988;
 80030b0:	4b39      	ldr	r3, [pc, #228]	; (8003198 <inputseria+0x2bc>)
 80030b2:	4a3c      	ldr	r2, [pc, #240]	; (80031a4 <inputseria+0x2c8>)
 80030b4:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	seria[31].waittime = 224;
 80030b8:	4b37      	ldr	r3, [pc, #220]	; (8003198 <inputseria+0x2bc>)
 80030ba:	22e0      	movs	r2, #224	; 0xe0
 80030bc:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
	seria[32].interval = 1047;
 80030c0:	4b35      	ldr	r3, [pc, #212]	; (8003198 <inputseria+0x2bc>)
 80030c2:	4a3b      	ldr	r2, [pc, #236]	; (80031b0 <inputseria+0x2d4>)
 80030c4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	seria[32].waittime = 224;
 80030c8:	4b33      	ldr	r3, [pc, #204]	; (8003198 <inputseria+0x2bc>)
 80030ca:	22e0      	movs	r2, #224	; 0xe0
 80030cc:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	seria[33].interval = 1319;
 80030d0:	4b31      	ldr	r3, [pc, #196]	; (8003198 <inputseria+0x2bc>)
 80030d2:	4a35      	ldr	r2, [pc, #212]	; (80031a8 <inputseria+0x2cc>)
 80030d4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	seria[33].waittime = 224;
 80030d8:	4b2f      	ldr	r3, [pc, #188]	; (8003198 <inputseria+0x2bc>)
 80030da:	22e0      	movs	r2, #224	; 0xe0
 80030dc:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
	seria[34].interval = 988;
 80030e0:	4b2d      	ldr	r3, [pc, #180]	; (8003198 <inputseria+0x2bc>)
 80030e2:	4a30      	ldr	r2, [pc, #192]	; (80031a4 <inputseria+0x2c8>)
 80030e4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	seria[34].waittime = 224;
 80030e8:	4b2b      	ldr	r3, [pc, #172]	; (8003198 <inputseria+0x2bc>)
 80030ea:	22e0      	movs	r2, #224	; 0xe0
 80030ec:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
	seria[35].interval = 784;
 80030f0:	4b29      	ldr	r3, [pc, #164]	; (8003198 <inputseria+0x2bc>)
 80030f2:	4a30      	ldr	r2, [pc, #192]	; (80031b4 <inputseria+0x2d8>)
 80030f4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	seria[35].waittime = 1169;
 80030f8:	4b27      	ldr	r3, [pc, #156]	; (8003198 <inputseria+0x2bc>)
 80030fa:	f240 4291 	movw	r2, #1169	; 0x491
 80030fe:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c
	seria[36].interval = 988;
 8003102:	4b25      	ldr	r3, [pc, #148]	; (8003198 <inputseria+0x2bc>)
 8003104:	4a27      	ldr	r2, [pc, #156]	; (80031a4 <inputseria+0x2c8>)
 8003106:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	seria[36].waittime = 224;
 800310a:	4b23      	ldr	r3, [pc, #140]	; (8003198 <inputseria+0x2bc>)
 800310c:	22e0      	movs	r2, #224	; 0xe0
 800310e:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
	seria[37].interval = 784;
 8003112:	4b21      	ldr	r3, [pc, #132]	; (8003198 <inputseria+0x2bc>)
 8003114:	4a27      	ldr	r2, [pc, #156]	; (80031b4 <inputseria+0x2d8>)
 8003116:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	seria[37].waittime = 224;
 800311a:	4b1f      	ldr	r3, [pc, #124]	; (8003198 <inputseria+0x2bc>)
 800311c:	22e0      	movs	r2, #224	; 0xe0
 800311e:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
	seria[38].interval = 587;
 8003122:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <inputseria+0x2bc>)
 8003124:	4a25      	ldr	r2, [pc, #148]	; (80031bc <inputseria+0x2e0>)
 8003126:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	seria[38].waittime = 224;
 800312a:	4b1b      	ldr	r3, [pc, #108]	; (8003198 <inputseria+0x2bc>)
 800312c:	22e0      	movs	r2, #224	; 0xe0
 800312e:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	seria[39].interval = 659;
 8003132:	4b19      	ldr	r3, [pc, #100]	; (8003198 <inputseria+0x2bc>)
 8003134:	4a20      	ldr	r2, [pc, #128]	; (80031b8 <inputseria+0x2dc>)
 8003136:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	seria[39].waittime = 1400;
 800313a:	4b17      	ldr	r3, [pc, #92]	; (8003198 <inputseria+0x2bc>)
 800313c:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8003140:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
	seria[40].interval = 294;
 8003144:	4b14      	ldr	r3, [pc, #80]	; (8003198 <inputseria+0x2bc>)
 8003146:	4a1e      	ldr	r2, [pc, #120]	; (80031c0 <inputseria+0x2e4>)
 8003148:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
	seria[40].waittime = 224;
 800314c:	4b12      	ldr	r3, [pc, #72]	; (8003198 <inputseria+0x2bc>)
 800314e:	22e0      	movs	r2, #224	; 0xe0
 8003150:	f8a3 2144 	strh.w	r2, [r3, #324]	; 0x144
	seria[41].interval = 330;
 8003154:	4b10      	ldr	r3, [pc, #64]	; (8003198 <inputseria+0x2bc>)
 8003156:	4a1b      	ldr	r2, [pc, #108]	; (80031c4 <inputseria+0x2e8>)
 8003158:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	seria[41].waittime = 224;
 800315c:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <inputseria+0x2bc>)
 800315e:	22e0      	movs	r2, #224	; 0xe0
 8003160:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
	seria[42].interval = 349;
 8003164:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <inputseria+0x2bc>)
 8003166:	4a18      	ldr	r2, [pc, #96]	; (80031c8 <inputseria+0x2ec>)
 8003168:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	seria[42].waittime = 462;
 800316c:	4b0a      	ldr	r3, [pc, #40]	; (8003198 <inputseria+0x2bc>)
 800316e:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003172:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	seria[43].interval = 392;
 8003176:	4b08      	ldr	r3, [pc, #32]	; (8003198 <inputseria+0x2bc>)
 8003178:	4a14      	ldr	r2, [pc, #80]	; (80031cc <inputseria+0x2f0>)
 800317a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	seria[43].waittime = 224;
 800317e:	4b06      	ldr	r3, [pc, #24]	; (8003198 <inputseria+0x2bc>)
 8003180:	22e0      	movs	r2, #224	; 0xe0
 8003182:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
	seria[44].interval = 440;
 8003186:	4b04      	ldr	r3, [pc, #16]	; (8003198 <inputseria+0x2bc>)
 8003188:	4a11      	ldr	r2, [pc, #68]	; (80031d0 <inputseria+0x2f4>)
 800318a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	seria[44].waittime = 224;
 800318e:	4b02      	ldr	r3, [pc, #8]	; (8003198 <inputseria+0x2bc>)
 8003190:	22e0      	movs	r2, #224	; 0xe0
 8003192:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
 8003196:	e01d      	b.n	80031d4 <inputseria+0x2f8>
 8003198:	200003c4 	.word	0x200003c4
 800319c:	442e8000 	.word	0x442e8000
 80031a0:	445c0000 	.word	0x445c0000
 80031a4:	44770000 	.word	0x44770000
 80031a8:	44a4e000 	.word	0x44a4e000
 80031ac:	4492e000 	.word	0x4492e000
 80031b0:	4482e000 	.word	0x4482e000
 80031b4:	44440000 	.word	0x44440000
 80031b8:	4424c000 	.word	0x4424c000
 80031bc:	4412c000 	.word	0x4412c000
 80031c0:	43930000 	.word	0x43930000
 80031c4:	43a50000 	.word	0x43a50000
 80031c8:	43ae8000 	.word	0x43ae8000
 80031cc:	43c40000 	.word	0x43c40000
 80031d0:	43dc0000 	.word	0x43dc0000
	seria[45].interval = 494;
 80031d4:	4bb9      	ldr	r3, [pc, #740]	; (80034bc <inputseria+0x5e0>)
 80031d6:	4aba      	ldr	r2, [pc, #744]	; (80034c0 <inputseria+0x5e4>)
 80031d8:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	seria[45].waittime = 462;
 80031dc:	4bb7      	ldr	r3, [pc, #732]	; (80034bc <inputseria+0x5e0>)
 80031de:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 80031e2:	f8a3 216c 	strh.w	r2, [r3, #364]	; 0x16c
	seria[46].interval = 523;
 80031e6:	4bb5      	ldr	r3, [pc, #724]	; (80034bc <inputseria+0x5e0>)
 80031e8:	4ab6      	ldr	r2, [pc, #728]	; (80034c4 <inputseria+0x5e8>)
 80031ea:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	seria[46].waittime = 224;
 80031ee:	4bb3      	ldr	r3, [pc, #716]	; (80034bc <inputseria+0x5e0>)
 80031f0:	22e0      	movs	r2, #224	; 0xe0
 80031f2:	f8a3 2174 	strh.w	r2, [r3, #372]	; 0x174
	seria[47].interval = 494;
 80031f6:	4bb1      	ldr	r3, [pc, #708]	; (80034bc <inputseria+0x5e0>)
 80031f8:	4ab1      	ldr	r2, [pc, #708]	; (80034c0 <inputseria+0x5e4>)
 80031fa:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	seria[47].waittime = 224;
 80031fe:	4baf      	ldr	r3, [pc, #700]	; (80034bc <inputseria+0x5e0>)
 8003200:	22e0      	movs	r2, #224	; 0xe0
 8003202:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	seria[48].interval = 330;
 8003206:	4bad      	ldr	r3, [pc, #692]	; (80034bc <inputseria+0x5e0>)
 8003208:	4aaf      	ldr	r2, [pc, #700]	; (80034c8 <inputseria+0x5ec>)
 800320a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	seria[48].waittime = 1400;
 800320e:	4bab      	ldr	r3, [pc, #684]	; (80034bc <inputseria+0x5e0>)
 8003210:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8003214:	f8a3 2184 	strh.w	r2, [r3, #388]	; 0x184
	seria[49].interval = 698;
 8003218:	4ba8      	ldr	r3, [pc, #672]	; (80034bc <inputseria+0x5e0>)
 800321a:	4aac      	ldr	r2, [pc, #688]	; (80034cc <inputseria+0x5f0>)
 800321c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	seria[49].waittime = 224;
 8003220:	4ba6      	ldr	r3, [pc, #664]	; (80034bc <inputseria+0x5e0>)
 8003222:	22e0      	movs	r2, #224	; 0xe0
 8003224:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c
	seria[50].interval = 784;
 8003228:	4ba4      	ldr	r3, [pc, #656]	; (80034bc <inputseria+0x5e0>)
 800322a:	4aa9      	ldr	r2, [pc, #676]	; (80034d0 <inputseria+0x5f4>)
 800322c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	seria[50].waittime = 224;
 8003230:	4ba2      	ldr	r3, [pc, #648]	; (80034bc <inputseria+0x5e0>)
 8003232:	22e0      	movs	r2, #224	; 0xe0
 8003234:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
	seria[51].interval = 880;
 8003238:	4ba0      	ldr	r3, [pc, #640]	; (80034bc <inputseria+0x5e0>)
 800323a:	4aa6      	ldr	r2, [pc, #664]	; (80034d4 <inputseria+0x5f8>)
 800323c:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	seria[51].waittime = 462;
 8003240:	4b9e      	ldr	r3, [pc, #632]	; (80034bc <inputseria+0x5e0>)
 8003242:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003246:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
	seria[52].interval = 988;
 800324a:	4b9c      	ldr	r3, [pc, #624]	; (80034bc <inputseria+0x5e0>)
 800324c:	4aa2      	ldr	r2, [pc, #648]	; (80034d8 <inputseria+0x5fc>)
 800324e:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	seria[52].waittime = 224;
 8003252:	4b9a      	ldr	r3, [pc, #616]	; (80034bc <inputseria+0x5e0>)
 8003254:	22e0      	movs	r2, #224	; 0xe0
 8003256:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
	seria[53].interval = 1047;
 800325a:	4b98      	ldr	r3, [pc, #608]	; (80034bc <inputseria+0x5e0>)
 800325c:	4a9f      	ldr	r2, [pc, #636]	; (80034dc <inputseria+0x600>)
 800325e:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	seria[53].waittime = 224;
 8003262:	4b96      	ldr	r3, [pc, #600]	; (80034bc <inputseria+0x5e0>)
 8003264:	22e0      	movs	r2, #224	; 0xe0
 8003266:	f8a3 21ac 	strh.w	r2, [r3, #428]	; 0x1ac
	seria[54].interval = 1175;
 800326a:	4b94      	ldr	r3, [pc, #592]	; (80034bc <inputseria+0x5e0>)
 800326c:	4a9c      	ldr	r2, [pc, #624]	; (80034e0 <inputseria+0x604>)
 800326e:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	seria[54].waittime = 462;
 8003272:	4b92      	ldr	r3, [pc, #584]	; (80034bc <inputseria+0x5e0>)
 8003274:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003278:	f8a3 21b4 	strh.w	r2, [r3, #436]	; 0x1b4
	seria[55].interval = 1319;
 800327c:	4b8f      	ldr	r3, [pc, #572]	; (80034bc <inputseria+0x5e0>)
 800327e:	4a99      	ldr	r2, [pc, #612]	; (80034e4 <inputseria+0x608>)
 8003280:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	seria[55].waittime = 224;
 8003284:	4b8d      	ldr	r3, [pc, #564]	; (80034bc <inputseria+0x5e0>)
 8003286:	22e0      	movs	r2, #224	; 0xe0
 8003288:	f8a3 21bc 	strh.w	r2, [r3, #444]	; 0x1bc
	seria[56].interval = 1397;
 800328c:	4b8b      	ldr	r3, [pc, #556]	; (80034bc <inputseria+0x5e0>)
 800328e:	4a96      	ldr	r2, [pc, #600]	; (80034e8 <inputseria+0x60c>)
 8003290:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	seria[56].waittime = 224;
 8003294:	4b89      	ldr	r3, [pc, #548]	; (80034bc <inputseria+0x5e0>)
 8003296:	22e0      	movs	r2, #224	; 0xe0
 8003298:	f8a3 21c4 	strh.w	r2, [r3, #452]	; 0x1c4
	seria[57].interval = 1568;
 800329c:	4b87      	ldr	r3, [pc, #540]	; (80034bc <inputseria+0x5e0>)
 800329e:	4a93      	ldr	r2, [pc, #588]	; (80034ec <inputseria+0x610>)
 80032a0:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
	seria[57].waittime = 1400;
 80032a4:	4b85      	ldr	r3, [pc, #532]	; (80034bc <inputseria+0x5e0>)
 80032a6:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80032aa:	f8a3 21cc 	strh.w	r2, [r3, #460]	; 0x1cc
	seria[58].interval = 294;
 80032ae:	4b83      	ldr	r3, [pc, #524]	; (80034bc <inputseria+0x5e0>)
 80032b0:	4a8f      	ldr	r2, [pc, #572]	; (80034f0 <inputseria+0x614>)
 80032b2:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	seria[58].waittime = 224;
 80032b6:	4b81      	ldr	r3, [pc, #516]	; (80034bc <inputseria+0x5e0>)
 80032b8:	22e0      	movs	r2, #224	; 0xe0
 80032ba:	f8a3 21d4 	strh.w	r2, [r3, #468]	; 0x1d4
	seria[59].interval = 330;
 80032be:	4b7f      	ldr	r3, [pc, #508]	; (80034bc <inputseria+0x5e0>)
 80032c0:	4a81      	ldr	r2, [pc, #516]	; (80034c8 <inputseria+0x5ec>)
 80032c2:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	seria[59].waittime = 224;
 80032c6:	4b7d      	ldr	r3, [pc, #500]	; (80034bc <inputseria+0x5e0>)
 80032c8:	22e0      	movs	r2, #224	; 0xe0
 80032ca:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc
	seria[60].interval = 349;
 80032ce:	4b7b      	ldr	r3, [pc, #492]	; (80034bc <inputseria+0x5e0>)
 80032d0:	4a88      	ldr	r2, [pc, #544]	; (80034f4 <inputseria+0x618>)
 80032d2:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	seria[60].waittime = 462;
 80032d6:	4b79      	ldr	r3, [pc, #484]	; (80034bc <inputseria+0x5e0>)
 80032d8:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 80032dc:	f8a3 21e4 	strh.w	r2, [r3, #484]	; 0x1e4
	seria[61].interval = 392;
 80032e0:	4b76      	ldr	r3, [pc, #472]	; (80034bc <inputseria+0x5e0>)
 80032e2:	4a85      	ldr	r2, [pc, #532]	; (80034f8 <inputseria+0x61c>)
 80032e4:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	seria[61].waittime = 224;
 80032e8:	4b74      	ldr	r3, [pc, #464]	; (80034bc <inputseria+0x5e0>)
 80032ea:	22e0      	movs	r2, #224	; 0xe0
 80032ec:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
	seria[62].interval = 440;
 80032f0:	4b72      	ldr	r3, [pc, #456]	; (80034bc <inputseria+0x5e0>)
 80032f2:	4a82      	ldr	r2, [pc, #520]	; (80034fc <inputseria+0x620>)
 80032f4:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	seria[62].waittime = 224;
 80032f8:	4b70      	ldr	r3, [pc, #448]	; (80034bc <inputseria+0x5e0>)
 80032fa:	22e0      	movs	r2, #224	; 0xe0
 80032fc:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
	seria[63].interval = 494;
 8003300:	4b6e      	ldr	r3, [pc, #440]	; (80034bc <inputseria+0x5e0>)
 8003302:	4a6f      	ldr	r2, [pc, #444]	; (80034c0 <inputseria+0x5e4>)
 8003304:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
	seria[63].waittime = 462;
 8003308:	4b6c      	ldr	r3, [pc, #432]	; (80034bc <inputseria+0x5e0>)
 800330a:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 800330e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	seria[64].interval = 523;
 8003312:	4b6a      	ldr	r3, [pc, #424]	; (80034bc <inputseria+0x5e0>)
 8003314:	4a6b      	ldr	r2, [pc, #428]	; (80034c4 <inputseria+0x5e8>)
 8003316:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	seria[64].waittime = 224;
 800331a:	4b68      	ldr	r3, [pc, #416]	; (80034bc <inputseria+0x5e0>)
 800331c:	22e0      	movs	r2, #224	; 0xe0
 800331e:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
	seria[65].interval = 494;
 8003322:	4b66      	ldr	r3, [pc, #408]	; (80034bc <inputseria+0x5e0>)
 8003324:	4a66      	ldr	r2, [pc, #408]	; (80034c0 <inputseria+0x5e4>)
 8003326:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	seria[65].waittime = 224;
 800332a:	4b64      	ldr	r3, [pc, #400]	; (80034bc <inputseria+0x5e0>)
 800332c:	22e0      	movs	r2, #224	; 0xe0
 800332e:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
	seria[66].interval = 330;
 8003332:	4b62      	ldr	r3, [pc, #392]	; (80034bc <inputseria+0x5e0>)
 8003334:	4a64      	ldr	r2, [pc, #400]	; (80034c8 <inputseria+0x5ec>)
 8003336:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	seria[66].waittime = 1400;
 800333a:	4b60      	ldr	r3, [pc, #384]	; (80034bc <inputseria+0x5e0>)
 800333c:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8003340:	f8a3 2214 	strh.w	r2, [r3, #532]	; 0x214
	seria[67].interval = 698;
 8003344:	4b5d      	ldr	r3, [pc, #372]	; (80034bc <inputseria+0x5e0>)
 8003346:	4a61      	ldr	r2, [pc, #388]	; (80034cc <inputseria+0x5f0>)
 8003348:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	seria[67].waittime = 224;
 800334c:	4b5b      	ldr	r3, [pc, #364]	; (80034bc <inputseria+0x5e0>)
 800334e:	22e0      	movs	r2, #224	; 0xe0
 8003350:	f8a3 221c 	strh.w	r2, [r3, #540]	; 0x21c
	seria[68].interval = 659;
 8003354:	4b59      	ldr	r3, [pc, #356]	; (80034bc <inputseria+0x5e0>)
 8003356:	4a6a      	ldr	r2, [pc, #424]	; (8003500 <inputseria+0x624>)
 8003358:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	seria[68].waittime = 105;
 800335c:	4b57      	ldr	r3, [pc, #348]	; (80034bc <inputseria+0x5e0>)
 800335e:	2269      	movs	r2, #105	; 0x69
 8003360:	f8a3 2224 	strh.w	r2, [r3, #548]	; 0x224
	seria[69].interval = 880;
 8003364:	4b55      	ldr	r3, [pc, #340]	; (80034bc <inputseria+0x5e0>)
 8003366:	4a5b      	ldr	r2, [pc, #364]	; (80034d4 <inputseria+0x5f8>)
 8003368:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	seria[69].waittime = 224;
 800336c:	4b53      	ldr	r3, [pc, #332]	; (80034bc <inputseria+0x5e0>)
 800336e:	22e0      	movs	r2, #224	; 0xe0
 8003370:	f8a3 222c 	strh.w	r2, [r3, #556]	; 0x22c
	seria[70].interval = 784;
 8003374:	4b51      	ldr	r3, [pc, #324]	; (80034bc <inputseria+0x5e0>)
 8003376:	4a56      	ldr	r2, [pc, #344]	; (80034d0 <inputseria+0x5f4>)
 8003378:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	seria[70].waittime = 105;
 800337c:	4b4f      	ldr	r3, [pc, #316]	; (80034bc <inputseria+0x5e0>)
 800337e:	2269      	movs	r2, #105	; 0x69
 8003380:	f8a3 2234 	strh.w	r2, [r3, #564]	; 0x234
	seria[71].interval = 988;
 8003384:	4b4d      	ldr	r3, [pc, #308]	; (80034bc <inputseria+0x5e0>)
 8003386:	4a54      	ldr	r2, [pc, #336]	; (80034d8 <inputseria+0x5fc>)
 8003388:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
	seria[71].waittime = 224;
 800338c:	4b4b      	ldr	r3, [pc, #300]	; (80034bc <inputseria+0x5e0>)
 800338e:	22e0      	movs	r2, #224	; 0xe0
 8003390:	f8a3 223c 	strh.w	r2, [r3, #572]	; 0x23c
	seria[72].interval = 880;
 8003394:	4b49      	ldr	r3, [pc, #292]	; (80034bc <inputseria+0x5e0>)
 8003396:	4a4f      	ldr	r2, [pc, #316]	; (80034d4 <inputseria+0x5f8>)
 8003398:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	seria[72].waittime = 105;
 800339c:	4b47      	ldr	r3, [pc, #284]	; (80034bc <inputseria+0x5e0>)
 800339e:	2269      	movs	r2, #105	; 0x69
 80033a0:	f8a3 2244 	strh.w	r2, [r3, #580]	; 0x244
	seria[73].interval = 1047;
 80033a4:	4b45      	ldr	r3, [pc, #276]	; (80034bc <inputseria+0x5e0>)
 80033a6:	4a4d      	ldr	r2, [pc, #308]	; (80034dc <inputseria+0x600>)
 80033a8:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
	seria[73].waittime = 224;
 80033ac:	4b43      	ldr	r3, [pc, #268]	; (80034bc <inputseria+0x5e0>)
 80033ae:	22e0      	movs	r2, #224	; 0xe0
 80033b0:	f8a3 224c 	strh.w	r2, [r3, #588]	; 0x24c
	seria[74].interval = 988;
 80033b4:	4b41      	ldr	r3, [pc, #260]	; (80034bc <inputseria+0x5e0>)
 80033b6:	4a48      	ldr	r2, [pc, #288]	; (80034d8 <inputseria+0x5fc>)
 80033b8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
	seria[74].waittime = 105;
 80033bc:	4b3f      	ldr	r3, [pc, #252]	; (80034bc <inputseria+0x5e0>)
 80033be:	2269      	movs	r2, #105	; 0x69
 80033c0:	f8a3 2254 	strh.w	r2, [r3, #596]	; 0x254
	seria[75].interval = 1175;
 80033c4:	4b3d      	ldr	r3, [pc, #244]	; (80034bc <inputseria+0x5e0>)
 80033c6:	4a46      	ldr	r2, [pc, #280]	; (80034e0 <inputseria+0x604>)
 80033c8:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	seria[75].waittime = 224;
 80033cc:	4b3b      	ldr	r3, [pc, #236]	; (80034bc <inputseria+0x5e0>)
 80033ce:	22e0      	movs	r2, #224	; 0xe0
 80033d0:	f8a3 225c 	strh.w	r2, [r3, #604]	; 0x25c
	seria[76].interval = 1047;
 80033d4:	4b39      	ldr	r3, [pc, #228]	; (80034bc <inputseria+0x5e0>)
 80033d6:	4a41      	ldr	r2, [pc, #260]	; (80034dc <inputseria+0x600>)
 80033d8:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
	seria[76].waittime = 105;
 80033dc:	4b37      	ldr	r3, [pc, #220]	; (80034bc <inputseria+0x5e0>)
 80033de:	2269      	movs	r2, #105	; 0x69
 80033e0:	f8a3 2264 	strh.w	r2, [r3, #612]	; 0x264
	seria[77].interval = 1319;
 80033e4:	4b35      	ldr	r3, [pc, #212]	; (80034bc <inputseria+0x5e0>)
 80033e6:	4a3f      	ldr	r2, [pc, #252]	; (80034e4 <inputseria+0x608>)
 80033e8:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
	seria[77].waittime = 224;
 80033ec:	4b33      	ldr	r3, [pc, #204]	; (80034bc <inputseria+0x5e0>)
 80033ee:	22e0      	movs	r2, #224	; 0xe0
 80033f0:	f8a3 226c 	strh.w	r2, [r3, #620]	; 0x26c
	seria[78].interval = 1175;
 80033f4:	4b31      	ldr	r3, [pc, #196]	; (80034bc <inputseria+0x5e0>)
 80033f6:	4a3a      	ldr	r2, [pc, #232]	; (80034e0 <inputseria+0x604>)
 80033f8:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
	seria[78].waittime = 105;
 80033fc:	4b2f      	ldr	r3, [pc, #188]	; (80034bc <inputseria+0x5e0>)
 80033fe:	2269      	movs	r2, #105	; 0x69
 8003400:	f8a3 2274 	strh.w	r2, [r3, #628]	; 0x274
	seria[79].interval = 1397;
 8003404:	4b2d      	ldr	r3, [pc, #180]	; (80034bc <inputseria+0x5e0>)
 8003406:	4a38      	ldr	r2, [pc, #224]	; (80034e8 <inputseria+0x60c>)
 8003408:	f8c3 2278 	str.w	r2, [r3, #632]	; 0x278
	seria[79].waittime = 224;
 800340c:	4b2b      	ldr	r3, [pc, #172]	; (80034bc <inputseria+0x5e0>)
 800340e:	22e0      	movs	r2, #224	; 0xe0
 8003410:	f8a3 227c 	strh.w	r2, [r3, #636]	; 0x27c
	seria[80].interval = 1319;
 8003414:	4b29      	ldr	r3, [pc, #164]	; (80034bc <inputseria+0x5e0>)
 8003416:	4a33      	ldr	r2, [pc, #204]	; (80034e4 <inputseria+0x608>)
 8003418:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
	seria[80].waittime = 105;
 800341c:	4b27      	ldr	r3, [pc, #156]	; (80034bc <inputseria+0x5e0>)
 800341e:	2269      	movs	r2, #105	; 0x69
 8003420:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
	seria[81].interval = 988;
 8003424:	4b25      	ldr	r3, [pc, #148]	; (80034bc <inputseria+0x5e0>)
 8003426:	4a2c      	ldr	r2, [pc, #176]	; (80034d8 <inputseria+0x5fc>)
 8003428:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
	seria[81].waittime = 105;
 800342c:	4b23      	ldr	r3, [pc, #140]	; (80034bc <inputseria+0x5e0>)
 800342e:	2269      	movs	r2, #105	; 0x69
 8003430:	f8a3 228c 	strh.w	r2, [r3, #652]	; 0x28c
	seria[82].interval = 1047;
 8003434:	4b21      	ldr	r3, [pc, #132]	; (80034bc <inputseria+0x5e0>)
 8003436:	4a29      	ldr	r2, [pc, #164]	; (80034dc <inputseria+0x600>)
 8003438:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	seria[82].waittime = 105;
 800343c:	4b1f      	ldr	r3, [pc, #124]	; (80034bc <inputseria+0x5e0>)
 800343e:	2269      	movs	r2, #105	; 0x69
 8003440:	f8a3 2294 	strh.w	r2, [r3, #660]	; 0x294
	seria[83].interval = 880;
 8003444:	4b1d      	ldr	r3, [pc, #116]	; (80034bc <inputseria+0x5e0>)
 8003446:	4a23      	ldr	r2, [pc, #140]	; (80034d4 <inputseria+0x5f8>)
 8003448:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	seria[83].waittime = 105;
 800344c:	4b1b      	ldr	r3, [pc, #108]	; (80034bc <inputseria+0x5e0>)
 800344e:	2269      	movs	r2, #105	; 0x69
 8003450:	f8a3 229c 	strh.w	r2, [r3, #668]	; 0x29c
	seria[84].interval = 988;
 8003454:	4b19      	ldr	r3, [pc, #100]	; (80034bc <inputseria+0x5e0>)
 8003456:	4a20      	ldr	r2, [pc, #128]	; (80034d8 <inputseria+0x5fc>)
 8003458:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	seria[84].waittime = 2576;
 800345c:	4b17      	ldr	r3, [pc, #92]	; (80034bc <inputseria+0x5e0>)
 800345e:	f44f 6221 	mov.w	r2, #2576	; 0xa10
 8003462:	f8a3 22a4 	strh.w	r2, [r3, #676]	; 0x2a4
	seria[85].interval = 698;
 8003466:	4b15      	ldr	r3, [pc, #84]	; (80034bc <inputseria+0x5e0>)
 8003468:	4a18      	ldr	r2, [pc, #96]	; (80034cc <inputseria+0x5f0>)
 800346a:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8
	seria[85].waittime = 224;
 800346e:	4b13      	ldr	r3, [pc, #76]	; (80034bc <inputseria+0x5e0>)
 8003470:	22e0      	movs	r2, #224	; 0xe0
 8003472:	f8a3 22ac 	strh.w	r2, [r3, #684]	; 0x2ac
	seria[86].interval = 880;
 8003476:	4b11      	ldr	r3, [pc, #68]	; (80034bc <inputseria+0x5e0>)
 8003478:	4a16      	ldr	r2, [pc, #88]	; (80034d4 <inputseria+0x5f8>)
 800347a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
	seria[86].waittime = 224;
 800347e:	4b0f      	ldr	r3, [pc, #60]	; (80034bc <inputseria+0x5e0>)
 8003480:	22e0      	movs	r2, #224	; 0xe0
 8003482:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
	seria[87].interval = 988;
 8003486:	4b0d      	ldr	r3, [pc, #52]	; (80034bc <inputseria+0x5e0>)
 8003488:	4a13      	ldr	r2, [pc, #76]	; (80034d8 <inputseria+0x5fc>)
 800348a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
	seria[87].waittime = 462;
 800348e:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <inputseria+0x5e0>)
 8003490:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003494:	f8a3 22bc 	strh.w	r2, [r3, #700]	; 0x2bc
	seria[88].interval = 698;
 8003498:	4b08      	ldr	r3, [pc, #32]	; (80034bc <inputseria+0x5e0>)
 800349a:	4a0c      	ldr	r2, [pc, #48]	; (80034cc <inputseria+0x5f0>)
 800349c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
	seria[88].waittime = 224;
 80034a0:	4b06      	ldr	r3, [pc, #24]	; (80034bc <inputseria+0x5e0>)
 80034a2:	22e0      	movs	r2, #224	; 0xe0
 80034a4:	f8a3 22c4 	strh.w	r2, [r3, #708]	; 0x2c4
	seria[89].interval = 880;
 80034a8:	4b04      	ldr	r3, [pc, #16]	; (80034bc <inputseria+0x5e0>)
 80034aa:	4a0a      	ldr	r2, [pc, #40]	; (80034d4 <inputseria+0x5f8>)
 80034ac:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
	seria[89].waittime = 224;
 80034b0:	4b02      	ldr	r3, [pc, #8]	; (80034bc <inputseria+0x5e0>)
 80034b2:	22e0      	movs	r2, #224	; 0xe0
 80034b4:	f8a3 22cc 	strh.w	r2, [r3, #716]	; 0x2cc
 80034b8:	e024      	b.n	8003504 <inputseria+0x628>
 80034ba:	bf00      	nop
 80034bc:	200003c4 	.word	0x200003c4
 80034c0:	43f70000 	.word	0x43f70000
 80034c4:	4402c000 	.word	0x4402c000
 80034c8:	43a50000 	.word	0x43a50000
 80034cc:	442e8000 	.word	0x442e8000
 80034d0:	44440000 	.word	0x44440000
 80034d4:	445c0000 	.word	0x445c0000
 80034d8:	44770000 	.word	0x44770000
 80034dc:	4482e000 	.word	0x4482e000
 80034e0:	4492e000 	.word	0x4492e000
 80034e4:	44a4e000 	.word	0x44a4e000
 80034e8:	44aea000 	.word	0x44aea000
 80034ec:	44c40000 	.word	0x44c40000
 80034f0:	43930000 	.word	0x43930000
 80034f4:	43ae8000 	.word	0x43ae8000
 80034f8:	43c40000 	.word	0x43c40000
 80034fc:	43dc0000 	.word	0x43dc0000
 8003500:	4424c000 	.word	0x4424c000
	seria[90].interval = 988;
 8003504:	4bb9      	ldr	r3, [pc, #740]	; (80037ec <inputseria+0x910>)
 8003506:	4aba      	ldr	r2, [pc, #744]	; (80037f0 <inputseria+0x914>)
 8003508:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
	seria[90].waittime = 462;
 800350c:	4bb7      	ldr	r3, [pc, #732]	; (80037ec <inputseria+0x910>)
 800350e:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003512:	f8a3 22d4 	strh.w	r2, [r3, #724]	; 0x2d4
	seria[91].interval = 698;
 8003516:	4bb5      	ldr	r3, [pc, #724]	; (80037ec <inputseria+0x910>)
 8003518:	4ab6      	ldr	r2, [pc, #728]	; (80037f4 <inputseria+0x918>)
 800351a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8
	seria[91].waittime = 224;
 800351e:	4bb3      	ldr	r3, [pc, #716]	; (80037ec <inputseria+0x910>)
 8003520:	22e0      	movs	r2, #224	; 0xe0
 8003522:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
	seria[92].interval = 880;
 8003526:	4bb1      	ldr	r3, [pc, #708]	; (80037ec <inputseria+0x910>)
 8003528:	4ab3      	ldr	r2, [pc, #716]	; (80037f8 <inputseria+0x91c>)
 800352a:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
	seria[92].waittime = 224;
 800352e:	4baf      	ldr	r3, [pc, #700]	; (80037ec <inputseria+0x910>)
 8003530:	22e0      	movs	r2, #224	; 0xe0
 8003532:	f8a3 22e4 	strh.w	r2, [r3, #740]	; 0x2e4
	seria[93].interval = 988;
 8003536:	4bad      	ldr	r3, [pc, #692]	; (80037ec <inputseria+0x910>)
 8003538:	4aad      	ldr	r2, [pc, #692]	; (80037f0 <inputseria+0x914>)
 800353a:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
	seria[93].waittime = 224;
 800353e:	4bab      	ldr	r3, [pc, #684]	; (80037ec <inputseria+0x910>)
 8003540:	22e0      	movs	r2, #224	; 0xe0
 8003542:	f8a3 22ec 	strh.w	r2, [r3, #748]	; 0x2ec
	seria[94].interval = 1319;
 8003546:	4ba9      	ldr	r3, [pc, #676]	; (80037ec <inputseria+0x910>)
 8003548:	4aac      	ldr	r2, [pc, #688]	; (80037fc <inputseria+0x920>)
 800354a:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
	seria[94].waittime = 224;
 800354e:	4ba7      	ldr	r3, [pc, #668]	; (80037ec <inputseria+0x910>)
 8003550:	22e0      	movs	r2, #224	; 0xe0
 8003552:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
	seria[95].interval = 1175;
 8003556:	4ba5      	ldr	r3, [pc, #660]	; (80037ec <inputseria+0x910>)
 8003558:	4aa9      	ldr	r2, [pc, #676]	; (8003800 <inputseria+0x924>)
 800355a:	f8c3 22f8 	str.w	r2, [r3, #760]	; 0x2f8
	seria[95].waittime = 462;
 800355e:	4ba3      	ldr	r3, [pc, #652]	; (80037ec <inputseria+0x910>)
 8003560:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003564:	f8a3 22fc 	strh.w	r2, [r3, #764]	; 0x2fc
	seria[96].interval = 988;
 8003568:	4ba0      	ldr	r3, [pc, #640]	; (80037ec <inputseria+0x910>)
 800356a:	4aa1      	ldr	r2, [pc, #644]	; (80037f0 <inputseria+0x914>)
 800356c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
	seria[96].waittime = 224;
 8003570:	4b9e      	ldr	r3, [pc, #632]	; (80037ec <inputseria+0x910>)
 8003572:	22e0      	movs	r2, #224	; 0xe0
 8003574:	f8a3 2304 	strh.w	r2, [r3, #772]	; 0x304
	seria[97].interval = 1047;
 8003578:	4b9c      	ldr	r3, [pc, #624]	; (80037ec <inputseria+0x910>)
 800357a:	4aa2      	ldr	r2, [pc, #648]	; (8003804 <inputseria+0x928>)
 800357c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	seria[97].waittime = 224;
 8003580:	4b9a      	ldr	r3, [pc, #616]	; (80037ec <inputseria+0x910>)
 8003582:	22e0      	movs	r2, #224	; 0xe0
 8003584:	f8a3 230c 	strh.w	r2, [r3, #780]	; 0x30c
	seria[98].interval = 988;
 8003588:	4b98      	ldr	r3, [pc, #608]	; (80037ec <inputseria+0x910>)
 800358a:	4a99      	ldr	r2, [pc, #612]	; (80037f0 <inputseria+0x914>)
 800358c:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
	seria[98].waittime = 224;
 8003590:	4b96      	ldr	r3, [pc, #600]	; (80037ec <inputseria+0x910>)
 8003592:	22e0      	movs	r2, #224	; 0xe0
 8003594:	f8a3 2314 	strh.w	r2, [r3, #788]	; 0x314
	seria[99].interval = 784;
 8003598:	4b94      	ldr	r3, [pc, #592]	; (80037ec <inputseria+0x910>)
 800359a:	4a9b      	ldr	r2, [pc, #620]	; (8003808 <inputseria+0x92c>)
 800359c:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	seria[99].waittime = 224;
 80035a0:	4b92      	ldr	r3, [pc, #584]	; (80037ec <inputseria+0x910>)
 80035a2:	22e0      	movs	r2, #224	; 0xe0
 80035a4:	f8a3 231c 	strh.w	r2, [r3, #796]	; 0x31c
	seria[100].interval = 659;
 80035a8:	4b90      	ldr	r3, [pc, #576]	; (80037ec <inputseria+0x910>)
 80035aa:	4a98      	ldr	r2, [pc, #608]	; (800380c <inputseria+0x930>)
 80035ac:	f8c3 2320 	str.w	r2, [r3, #800]	; 0x320
	seria[100].waittime = 1169;
 80035b0:	4b8e      	ldr	r3, [pc, #568]	; (80037ec <inputseria+0x910>)
 80035b2:	f240 4291 	movw	r2, #1169	; 0x491
 80035b6:	f8a3 2324 	strh.w	r2, [r3, #804]	; 0x324
	seria[101].interval = 587;
 80035ba:	4b8c      	ldr	r3, [pc, #560]	; (80037ec <inputseria+0x910>)
 80035bc:	4a94      	ldr	r2, [pc, #592]	; (8003810 <inputseria+0x934>)
 80035be:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
	seria[101].waittime = 224;
 80035c2:	4b8a      	ldr	r3, [pc, #552]	; (80037ec <inputseria+0x910>)
 80035c4:	22e0      	movs	r2, #224	; 0xe0
 80035c6:	f8a3 232c 	strh.w	r2, [r3, #812]	; 0x32c
	seria[102].interval = 659;
 80035ca:	4b88      	ldr	r3, [pc, #544]	; (80037ec <inputseria+0x910>)
 80035cc:	4a8f      	ldr	r2, [pc, #572]	; (800380c <inputseria+0x930>)
 80035ce:	f8c3 2330 	str.w	r2, [r3, #816]	; 0x330
	seria[102].waittime = 224;
 80035d2:	4b86      	ldr	r3, [pc, #536]	; (80037ec <inputseria+0x910>)
 80035d4:	22e0      	movs	r2, #224	; 0xe0
 80035d6:	f8a3 2334 	strh.w	r2, [r3, #820]	; 0x334
	seria[103].interval = 784;
 80035da:	4b84      	ldr	r3, [pc, #528]	; (80037ec <inputseria+0x910>)
 80035dc:	4a8a      	ldr	r2, [pc, #552]	; (8003808 <inputseria+0x92c>)
 80035de:	f8c3 2338 	str.w	r2, [r3, #824]	; 0x338
	seria[103].waittime = 224;
 80035e2:	4b82      	ldr	r3, [pc, #520]	; (80037ec <inputseria+0x910>)
 80035e4:	22e0      	movs	r2, #224	; 0xe0
 80035e6:	f8a3 233c 	strh.w	r2, [r3, #828]	; 0x33c
	seria[104].interval = 659;
 80035ea:	4b80      	ldr	r3, [pc, #512]	; (80037ec <inputseria+0x910>)
 80035ec:	4a87      	ldr	r2, [pc, #540]	; (800380c <inputseria+0x930>)
 80035ee:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
	seria[104].waittime = 1400;
 80035f2:	4b7e      	ldr	r3, [pc, #504]	; (80037ec <inputseria+0x910>)
 80035f4:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80035f8:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
	seria[105].interval = 698;
 80035fc:	4b7b      	ldr	r3, [pc, #492]	; (80037ec <inputseria+0x910>)
 80035fe:	4a7d      	ldr	r2, [pc, #500]	; (80037f4 <inputseria+0x918>)
 8003600:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
	seria[105].waittime = 224;
 8003604:	4b79      	ldr	r3, [pc, #484]	; (80037ec <inputseria+0x910>)
 8003606:	22e0      	movs	r2, #224	; 0xe0
 8003608:	f8a3 234c 	strh.w	r2, [r3, #844]	; 0x34c
	seria[106].interval = 880;
 800360c:	4b77      	ldr	r3, [pc, #476]	; (80037ec <inputseria+0x910>)
 800360e:	4a7a      	ldr	r2, [pc, #488]	; (80037f8 <inputseria+0x91c>)
 8003610:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
	seria[106].waittime = 224;
 8003614:	4b75      	ldr	r3, [pc, #468]	; (80037ec <inputseria+0x910>)
 8003616:	22e0      	movs	r2, #224	; 0xe0
 8003618:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
	seria[107].interval = 988;
 800361c:	4b73      	ldr	r3, [pc, #460]	; (80037ec <inputseria+0x910>)
 800361e:	4a74      	ldr	r2, [pc, #464]	; (80037f0 <inputseria+0x914>)
 8003620:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
	seria[107].waittime = 462;
 8003624:	4b71      	ldr	r3, [pc, #452]	; (80037ec <inputseria+0x910>)
 8003626:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 800362a:	f8a3 235c 	strh.w	r2, [r3, #860]	; 0x35c
	seria[108].interval = 698;
 800362e:	4b6f      	ldr	r3, [pc, #444]	; (80037ec <inputseria+0x910>)
 8003630:	4a70      	ldr	r2, [pc, #448]	; (80037f4 <inputseria+0x918>)
 8003632:	f8c3 2360 	str.w	r2, [r3, #864]	; 0x360
	seria[108].waittime = 224;
 8003636:	4b6d      	ldr	r3, [pc, #436]	; (80037ec <inputseria+0x910>)
 8003638:	22e0      	movs	r2, #224	; 0xe0
 800363a:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
	seria[109].interval = 880;
 800363e:	4b6b      	ldr	r3, [pc, #428]	; (80037ec <inputseria+0x910>)
 8003640:	4a6d      	ldr	r2, [pc, #436]	; (80037f8 <inputseria+0x91c>)
 8003642:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
	seria[109].waittime = 224;
 8003646:	4b69      	ldr	r3, [pc, #420]	; (80037ec <inputseria+0x910>)
 8003648:	22e0      	movs	r2, #224	; 0xe0
 800364a:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
	seria[110].interval = 988;
 800364e:	4b67      	ldr	r3, [pc, #412]	; (80037ec <inputseria+0x910>)
 8003650:	4a67      	ldr	r2, [pc, #412]	; (80037f0 <inputseria+0x914>)
 8003652:	f8c3 2370 	str.w	r2, [r3, #880]	; 0x370
	seria[110].waittime = 462;
 8003656:	4b65      	ldr	r3, [pc, #404]	; (80037ec <inputseria+0x910>)
 8003658:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 800365c:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
	seria[111].interval = 698;
 8003660:	4b62      	ldr	r3, [pc, #392]	; (80037ec <inputseria+0x910>)
 8003662:	4a64      	ldr	r2, [pc, #400]	; (80037f4 <inputseria+0x918>)
 8003664:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
	seria[111].waittime = 224;
 8003668:	4b60      	ldr	r3, [pc, #384]	; (80037ec <inputseria+0x910>)
 800366a:	22e0      	movs	r2, #224	; 0xe0
 800366c:	f8a3 237c 	strh.w	r2, [r3, #892]	; 0x37c
	seria[112].interval = 880;
 8003670:	4b5e      	ldr	r3, [pc, #376]	; (80037ec <inputseria+0x910>)
 8003672:	4a61      	ldr	r2, [pc, #388]	; (80037f8 <inputseria+0x91c>)
 8003674:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
	seria[112].waittime = 224;
 8003678:	4b5c      	ldr	r3, [pc, #368]	; (80037ec <inputseria+0x910>)
 800367a:	22e0      	movs	r2, #224	; 0xe0
 800367c:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
	seria[113].interval = 988;
 8003680:	4b5a      	ldr	r3, [pc, #360]	; (80037ec <inputseria+0x910>)
 8003682:	4a5b      	ldr	r2, [pc, #364]	; (80037f0 <inputseria+0x914>)
 8003684:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
	seria[113].waittime = 224;
 8003688:	4b58      	ldr	r3, [pc, #352]	; (80037ec <inputseria+0x910>)
 800368a:	22e0      	movs	r2, #224	; 0xe0
 800368c:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
	seria[114].interval = 1319;
 8003690:	4b56      	ldr	r3, [pc, #344]	; (80037ec <inputseria+0x910>)
 8003692:	4a5a      	ldr	r2, [pc, #360]	; (80037fc <inputseria+0x920>)
 8003694:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
	seria[114].waittime = 224;
 8003698:	4b54      	ldr	r3, [pc, #336]	; (80037ec <inputseria+0x910>)
 800369a:	22e0      	movs	r2, #224	; 0xe0
 800369c:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
	seria[115].interval = 1175;
 80036a0:	4b52      	ldr	r3, [pc, #328]	; (80037ec <inputseria+0x910>)
 80036a2:	4a57      	ldr	r2, [pc, #348]	; (8003800 <inputseria+0x924>)
 80036a4:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
	seria[115].waittime = 462;
 80036a8:	4b50      	ldr	r3, [pc, #320]	; (80037ec <inputseria+0x910>)
 80036aa:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 80036ae:	f8a3 239c 	strh.w	r2, [r3, #924]	; 0x39c
	seria[116].interval = 988;
 80036b2:	4b4e      	ldr	r3, [pc, #312]	; (80037ec <inputseria+0x910>)
 80036b4:	4a4e      	ldr	r2, [pc, #312]	; (80037f0 <inputseria+0x914>)
 80036b6:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	seria[116].waittime = 224;
 80036ba:	4b4c      	ldr	r3, [pc, #304]	; (80037ec <inputseria+0x910>)
 80036bc:	22e0      	movs	r2, #224	; 0xe0
 80036be:	f8a3 23a4 	strh.w	r2, [r3, #932]	; 0x3a4
	seria[117].interval = 1047;
 80036c2:	4b4a      	ldr	r3, [pc, #296]	; (80037ec <inputseria+0x910>)
 80036c4:	4a4f      	ldr	r2, [pc, #316]	; (8003804 <inputseria+0x928>)
 80036c6:	f8c3 23a8 	str.w	r2, [r3, #936]	; 0x3a8
	seria[117].waittime = 224;
 80036ca:	4b48      	ldr	r3, [pc, #288]	; (80037ec <inputseria+0x910>)
 80036cc:	22e0      	movs	r2, #224	; 0xe0
 80036ce:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
	seria[118].interval = 1319;
 80036d2:	4b46      	ldr	r3, [pc, #280]	; (80037ec <inputseria+0x910>)
 80036d4:	4a49      	ldr	r2, [pc, #292]	; (80037fc <inputseria+0x920>)
 80036d6:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
	seria[118].waittime = 224;
 80036da:	4b44      	ldr	r3, [pc, #272]	; (80037ec <inputseria+0x910>)
 80036dc:	22e0      	movs	r2, #224	; 0xe0
 80036de:	f8a3 23b4 	strh.w	r2, [r3, #948]	; 0x3b4
	seria[119].interval = 988;
 80036e2:	4b42      	ldr	r3, [pc, #264]	; (80037ec <inputseria+0x910>)
 80036e4:	4a42      	ldr	r2, [pc, #264]	; (80037f0 <inputseria+0x914>)
 80036e6:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
	seria[119].waittime = 224;
 80036ea:	4b40      	ldr	r3, [pc, #256]	; (80037ec <inputseria+0x910>)
 80036ec:	22e0      	movs	r2, #224	; 0xe0
 80036ee:	f8a3 23bc 	strh.w	r2, [r3, #956]	; 0x3bc
	seria[120].interval = 784;
 80036f2:	4b3e      	ldr	r3, [pc, #248]	; (80037ec <inputseria+0x910>)
 80036f4:	4a44      	ldr	r2, [pc, #272]	; (8003808 <inputseria+0x92c>)
 80036f6:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
	seria[120].waittime = 1169;
 80036fa:	4b3c      	ldr	r3, [pc, #240]	; (80037ec <inputseria+0x910>)
 80036fc:	f240 4291 	movw	r2, #1169	; 0x491
 8003700:	f8a3 23c4 	strh.w	r2, [r3, #964]	; 0x3c4
	seria[121].interval = 988;
 8003704:	4b39      	ldr	r3, [pc, #228]	; (80037ec <inputseria+0x910>)
 8003706:	4a3a      	ldr	r2, [pc, #232]	; (80037f0 <inputseria+0x914>)
 8003708:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
	seria[121].waittime = 224;
 800370c:	4b37      	ldr	r3, [pc, #220]	; (80037ec <inputseria+0x910>)
 800370e:	22e0      	movs	r2, #224	; 0xe0
 8003710:	f8a3 23cc 	strh.w	r2, [r3, #972]	; 0x3cc
	seria[122].interval = 784;
 8003714:	4b35      	ldr	r3, [pc, #212]	; (80037ec <inputseria+0x910>)
 8003716:	4a3c      	ldr	r2, [pc, #240]	; (8003808 <inputseria+0x92c>)
 8003718:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
	seria[122].waittime = 224;
 800371c:	4b33      	ldr	r3, [pc, #204]	; (80037ec <inputseria+0x910>)
 800371e:	22e0      	movs	r2, #224	; 0xe0
 8003720:	f8a3 23d4 	strh.w	r2, [r3, #980]	; 0x3d4
	seria[123].interval = 587;
 8003724:	4b31      	ldr	r3, [pc, #196]	; (80037ec <inputseria+0x910>)
 8003726:	4a3a      	ldr	r2, [pc, #232]	; (8003810 <inputseria+0x934>)
 8003728:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8
	seria[123].waittime = 224;
 800372c:	4b2f      	ldr	r3, [pc, #188]	; (80037ec <inputseria+0x910>)
 800372e:	22e0      	movs	r2, #224	; 0xe0
 8003730:	f8a3 23dc 	strh.w	r2, [r3, #988]	; 0x3dc
	seria[124].interval = 659;
 8003734:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <inputseria+0x910>)
 8003736:	4a35      	ldr	r2, [pc, #212]	; (800380c <inputseria+0x930>)
 8003738:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
	seria[124].waittime = 1400;
 800373c:	4b2b      	ldr	r3, [pc, #172]	; (80037ec <inputseria+0x910>)
 800373e:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8003742:	f8a3 23e4 	strh.w	r2, [r3, #996]	; 0x3e4
	seria[125].interval = 294;
 8003746:	4b29      	ldr	r3, [pc, #164]	; (80037ec <inputseria+0x910>)
 8003748:	4a32      	ldr	r2, [pc, #200]	; (8003814 <inputseria+0x938>)
 800374a:	f8c3 23e8 	str.w	r2, [r3, #1000]	; 0x3e8
	seria[125].waittime = 224;
 800374e:	4b27      	ldr	r3, [pc, #156]	; (80037ec <inputseria+0x910>)
 8003750:	22e0      	movs	r2, #224	; 0xe0
 8003752:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
	seria[126].interval = 330;
 8003756:	4b25      	ldr	r3, [pc, #148]	; (80037ec <inputseria+0x910>)
 8003758:	4a2f      	ldr	r2, [pc, #188]	; (8003818 <inputseria+0x93c>)
 800375a:	f8c3 23f0 	str.w	r2, [r3, #1008]	; 0x3f0
	seria[126].waittime = 224;
 800375e:	4b23      	ldr	r3, [pc, #140]	; (80037ec <inputseria+0x910>)
 8003760:	22e0      	movs	r2, #224	; 0xe0
 8003762:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4
	seria[127].interval = 349;
 8003766:	4b21      	ldr	r3, [pc, #132]	; (80037ec <inputseria+0x910>)
 8003768:	4a2c      	ldr	r2, [pc, #176]	; (800381c <inputseria+0x940>)
 800376a:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8
	seria[127].waittime = 462;
 800376e:	4b1f      	ldr	r3, [pc, #124]	; (80037ec <inputseria+0x910>)
 8003770:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003774:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
	seria[128].interval = 392;
 8003778:	4b1c      	ldr	r3, [pc, #112]	; (80037ec <inputseria+0x910>)
 800377a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800377e:	4a28      	ldr	r2, [pc, #160]	; (8003820 <inputseria+0x944>)
 8003780:	601a      	str	r2, [r3, #0]
	seria[128].waittime = 224;
 8003782:	4b1a      	ldr	r3, [pc, #104]	; (80037ec <inputseria+0x910>)
 8003784:	22e0      	movs	r2, #224	; 0xe0
 8003786:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
	seria[129].interval = 440;
 800378a:	4b18      	ldr	r3, [pc, #96]	; (80037ec <inputseria+0x910>)
 800378c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003790:	4a24      	ldr	r2, [pc, #144]	; (8003824 <inputseria+0x948>)
 8003792:	601a      	str	r2, [r3, #0]
	seria[129].waittime = 224;
 8003794:	4b15      	ldr	r3, [pc, #84]	; (80037ec <inputseria+0x910>)
 8003796:	22e0      	movs	r2, #224	; 0xe0
 8003798:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
	seria[130].interval = 494;
 800379c:	4b13      	ldr	r3, [pc, #76]	; (80037ec <inputseria+0x910>)
 800379e:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 80037a2:	4a21      	ldr	r2, [pc, #132]	; (8003828 <inputseria+0x94c>)
 80037a4:	601a      	str	r2, [r3, #0]
	seria[130].waittime = 462;
 80037a6:	4b11      	ldr	r3, [pc, #68]	; (80037ec <inputseria+0x910>)
 80037a8:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 80037ac:	f8a3 2414 	strh.w	r2, [r3, #1044]	; 0x414
	seria[131].interval = 523;
 80037b0:	4b0e      	ldr	r3, [pc, #56]	; (80037ec <inputseria+0x910>)
 80037b2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80037b6:	4a1d      	ldr	r2, [pc, #116]	; (800382c <inputseria+0x950>)
 80037b8:	601a      	str	r2, [r3, #0]
	seria[131].waittime = 224;
 80037ba:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <inputseria+0x910>)
 80037bc:	22e0      	movs	r2, #224	; 0xe0
 80037be:	f8a3 241c 	strh.w	r2, [r3, #1052]	; 0x41c
	seria[132].interval = 494;
 80037c2:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <inputseria+0x910>)
 80037c4:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80037c8:	4a17      	ldr	r2, [pc, #92]	; (8003828 <inputseria+0x94c>)
 80037ca:	601a      	str	r2, [r3, #0]
	seria[132].waittime = 224;
 80037cc:	4b07      	ldr	r3, [pc, #28]	; (80037ec <inputseria+0x910>)
 80037ce:	22e0      	movs	r2, #224	; 0xe0
 80037d0:	f8a3 2424 	strh.w	r2, [r3, #1060]	; 0x424
	seria[133].interval = 330;
 80037d4:	4b05      	ldr	r3, [pc, #20]	; (80037ec <inputseria+0x910>)
 80037d6:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80037da:	4a0f      	ldr	r2, [pc, #60]	; (8003818 <inputseria+0x93c>)
 80037dc:	601a      	str	r2, [r3, #0]
	seria[133].waittime = 1400;
 80037de:	4b03      	ldr	r3, [pc, #12]	; (80037ec <inputseria+0x910>)
 80037e0:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80037e4:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
 80037e8:	e022      	b.n	8003830 <inputseria+0x954>
 80037ea:	bf00      	nop
 80037ec:	200003c4 	.word	0x200003c4
 80037f0:	44770000 	.word	0x44770000
 80037f4:	442e8000 	.word	0x442e8000
 80037f8:	445c0000 	.word	0x445c0000
 80037fc:	44a4e000 	.word	0x44a4e000
 8003800:	4492e000 	.word	0x4492e000
 8003804:	4482e000 	.word	0x4482e000
 8003808:	44440000 	.word	0x44440000
 800380c:	4424c000 	.word	0x4424c000
 8003810:	4412c000 	.word	0x4412c000
 8003814:	43930000 	.word	0x43930000
 8003818:	43a50000 	.word	0x43a50000
 800381c:	43ae8000 	.word	0x43ae8000
 8003820:	43c40000 	.word	0x43c40000
 8003824:	43dc0000 	.word	0x43dc0000
 8003828:	43f70000 	.word	0x43f70000
 800382c:	4402c000 	.word	0x4402c000
	seria[134].interval = 698;
 8003830:	4ba7      	ldr	r3, [pc, #668]	; (8003ad0 <inputseria+0xbf4>)
 8003832:	f503 6386 	add.w	r3, r3, #1072	; 0x430
 8003836:	4aa7      	ldr	r2, [pc, #668]	; (8003ad4 <inputseria+0xbf8>)
 8003838:	601a      	str	r2, [r3, #0]
	seria[134].waittime = 224;
 800383a:	4ba5      	ldr	r3, [pc, #660]	; (8003ad0 <inputseria+0xbf4>)
 800383c:	22e0      	movs	r2, #224	; 0xe0
 800383e:	f8a3 2434 	strh.w	r2, [r3, #1076]	; 0x434
	seria[135].interval = 784;
 8003842:	4ba3      	ldr	r3, [pc, #652]	; (8003ad0 <inputseria+0xbf4>)
 8003844:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 8003848:	4aa3      	ldr	r2, [pc, #652]	; (8003ad8 <inputseria+0xbfc>)
 800384a:	601a      	str	r2, [r3, #0]
	seria[135].waittime = 224;
 800384c:	4ba0      	ldr	r3, [pc, #640]	; (8003ad0 <inputseria+0xbf4>)
 800384e:	22e0      	movs	r2, #224	; 0xe0
 8003850:	f8a3 243c 	strh.w	r2, [r3, #1084]	; 0x43c
	seria[136].interval = 880;
 8003854:	4b9e      	ldr	r3, [pc, #632]	; (8003ad0 <inputseria+0xbf4>)
 8003856:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800385a:	4aa0      	ldr	r2, [pc, #640]	; (8003adc <inputseria+0xc00>)
 800385c:	601a      	str	r2, [r3, #0]
	seria[136].waittime = 462;
 800385e:	4b9c      	ldr	r3, [pc, #624]	; (8003ad0 <inputseria+0xbf4>)
 8003860:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003864:	f8a3 2444 	strh.w	r2, [r3, #1092]	; 0x444
	seria[137].interval = 988;
 8003868:	4b99      	ldr	r3, [pc, #612]	; (8003ad0 <inputseria+0xbf4>)
 800386a:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800386e:	4a9c      	ldr	r2, [pc, #624]	; (8003ae0 <inputseria+0xc04>)
 8003870:	601a      	str	r2, [r3, #0]
	seria[137].waittime = 224;
 8003872:	4b97      	ldr	r3, [pc, #604]	; (8003ad0 <inputseria+0xbf4>)
 8003874:	22e0      	movs	r2, #224	; 0xe0
 8003876:	f8a3 244c 	strh.w	r2, [r3, #1100]	; 0x44c
	seria[138].interval = 1047;
 800387a:	4b95      	ldr	r3, [pc, #596]	; (8003ad0 <inputseria+0xbf4>)
 800387c:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8003880:	4a98      	ldr	r2, [pc, #608]	; (8003ae4 <inputseria+0xc08>)
 8003882:	601a      	str	r2, [r3, #0]
	seria[138].waittime = 224;
 8003884:	4b92      	ldr	r3, [pc, #584]	; (8003ad0 <inputseria+0xbf4>)
 8003886:	22e0      	movs	r2, #224	; 0xe0
 8003888:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
	seria[139].interval = 1175;
 800388c:	4b90      	ldr	r3, [pc, #576]	; (8003ad0 <inputseria+0xbf4>)
 800388e:	f503 638b 	add.w	r3, r3, #1112	; 0x458
 8003892:	4a95      	ldr	r2, [pc, #596]	; (8003ae8 <inputseria+0xc0c>)
 8003894:	601a      	str	r2, [r3, #0]
	seria[139].waittime = 462;
 8003896:	4b8e      	ldr	r3, [pc, #568]	; (8003ad0 <inputseria+0xbf4>)
 8003898:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 800389c:	f8a3 245c 	strh.w	r2, [r3, #1116]	; 0x45c
	seria[140].interval = 1319;
 80038a0:	4b8b      	ldr	r3, [pc, #556]	; (8003ad0 <inputseria+0xbf4>)
 80038a2:	f503 638c 	add.w	r3, r3, #1120	; 0x460
 80038a6:	4a91      	ldr	r2, [pc, #580]	; (8003aec <inputseria+0xc10>)
 80038a8:	601a      	str	r2, [r3, #0]
	seria[140].waittime = 224;
 80038aa:	4b89      	ldr	r3, [pc, #548]	; (8003ad0 <inputseria+0xbf4>)
 80038ac:	22e0      	movs	r2, #224	; 0xe0
 80038ae:	f8a3 2464 	strh.w	r2, [r3, #1124]	; 0x464
	seria[141].interval = 1397;
 80038b2:	4b87      	ldr	r3, [pc, #540]	; (8003ad0 <inputseria+0xbf4>)
 80038b4:	f503 638d 	add.w	r3, r3, #1128	; 0x468
 80038b8:	4a8d      	ldr	r2, [pc, #564]	; (8003af0 <inputseria+0xc14>)
 80038ba:	601a      	str	r2, [r3, #0]
	seria[141].waittime = 224;
 80038bc:	4b84      	ldr	r3, [pc, #528]	; (8003ad0 <inputseria+0xbf4>)
 80038be:	22e0      	movs	r2, #224	; 0xe0
 80038c0:	f8a3 246c 	strh.w	r2, [r3, #1132]	; 0x46c
	seria[142].interval = 1568;
 80038c4:	4b82      	ldr	r3, [pc, #520]	; (8003ad0 <inputseria+0xbf4>)
 80038c6:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 80038ca:	4a8a      	ldr	r2, [pc, #552]	; (8003af4 <inputseria+0xc18>)
 80038cc:	601a      	str	r2, [r3, #0]
	seria[142].waittime = 1400;
 80038ce:	4b80      	ldr	r3, [pc, #512]	; (8003ad0 <inputseria+0xbf4>)
 80038d0:	f44f 62af 	mov.w	r2, #1400	; 0x578
 80038d4:	f8a3 2474 	strh.w	r2, [r3, #1140]	; 0x474
	seria[143].interval = 294;
 80038d8:	4b7d      	ldr	r3, [pc, #500]	; (8003ad0 <inputseria+0xbf4>)
 80038da:	f503 638f 	add.w	r3, r3, #1144	; 0x478
 80038de:	4a86      	ldr	r2, [pc, #536]	; (8003af8 <inputseria+0xc1c>)
 80038e0:	601a      	str	r2, [r3, #0]
	seria[143].waittime = 224;
 80038e2:	4b7b      	ldr	r3, [pc, #492]	; (8003ad0 <inputseria+0xbf4>)
 80038e4:	22e0      	movs	r2, #224	; 0xe0
 80038e6:	f8a3 247c 	strh.w	r2, [r3, #1148]	; 0x47c
	seria[144].interval = 330;
 80038ea:	4b79      	ldr	r3, [pc, #484]	; (8003ad0 <inputseria+0xbf4>)
 80038ec:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 80038f0:	4a82      	ldr	r2, [pc, #520]	; (8003afc <inputseria+0xc20>)
 80038f2:	601a      	str	r2, [r3, #0]
	seria[144].waittime = 224;
 80038f4:	4b76      	ldr	r3, [pc, #472]	; (8003ad0 <inputseria+0xbf4>)
 80038f6:	22e0      	movs	r2, #224	; 0xe0
 80038f8:	f8a3 2484 	strh.w	r2, [r3, #1156]	; 0x484
	seria[145].interval = 349;
 80038fc:	4b74      	ldr	r3, [pc, #464]	; (8003ad0 <inputseria+0xbf4>)
 80038fe:	f503 6391 	add.w	r3, r3, #1160	; 0x488
 8003902:	4a7f      	ldr	r2, [pc, #508]	; (8003b00 <inputseria+0xc24>)
 8003904:	601a      	str	r2, [r3, #0]
	seria[145].waittime = 462;
 8003906:	4b72      	ldr	r3, [pc, #456]	; (8003ad0 <inputseria+0xbf4>)
 8003908:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 800390c:	f8a3 248c 	strh.w	r2, [r3, #1164]	; 0x48c
	seria[146].interval = 392;
 8003910:	4b6f      	ldr	r3, [pc, #444]	; (8003ad0 <inputseria+0xbf4>)
 8003912:	f503 6392 	add.w	r3, r3, #1168	; 0x490
 8003916:	4a7b      	ldr	r2, [pc, #492]	; (8003b04 <inputseria+0xc28>)
 8003918:	601a      	str	r2, [r3, #0]
	seria[146].waittime = 224;
 800391a:	4b6d      	ldr	r3, [pc, #436]	; (8003ad0 <inputseria+0xbf4>)
 800391c:	22e0      	movs	r2, #224	; 0xe0
 800391e:	f8a3 2494 	strh.w	r2, [r3, #1172]	; 0x494
	seria[147].interval = 440;
 8003922:	4b6b      	ldr	r3, [pc, #428]	; (8003ad0 <inputseria+0xbf4>)
 8003924:	f503 6393 	add.w	r3, r3, #1176	; 0x498
 8003928:	4a77      	ldr	r2, [pc, #476]	; (8003b08 <inputseria+0xc2c>)
 800392a:	601a      	str	r2, [r3, #0]
	seria[147].waittime = 224;
 800392c:	4b68      	ldr	r3, [pc, #416]	; (8003ad0 <inputseria+0xbf4>)
 800392e:	22e0      	movs	r2, #224	; 0xe0
 8003930:	f8a3 249c 	strh.w	r2, [r3, #1180]	; 0x49c
	seria[148].interval = 494;
 8003934:	4b66      	ldr	r3, [pc, #408]	; (8003ad0 <inputseria+0xbf4>)
 8003936:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 800393a:	4a74      	ldr	r2, [pc, #464]	; (8003b0c <inputseria+0xc30>)
 800393c:	601a      	str	r2, [r3, #0]
	seria[148].waittime = 462;
 800393e:	4b64      	ldr	r3, [pc, #400]	; (8003ad0 <inputseria+0xbf4>)
 8003940:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 8003944:	f8a3 24a4 	strh.w	r2, [r3, #1188]	; 0x4a4
	seria[149].interval = 523;
 8003948:	4b61      	ldr	r3, [pc, #388]	; (8003ad0 <inputseria+0xbf4>)
 800394a:	f503 6395 	add.w	r3, r3, #1192	; 0x4a8
 800394e:	4a70      	ldr	r2, [pc, #448]	; (8003b10 <inputseria+0xc34>)
 8003950:	601a      	str	r2, [r3, #0]
	seria[149].waittime = 224;
 8003952:	4b5f      	ldr	r3, [pc, #380]	; (8003ad0 <inputseria+0xbf4>)
 8003954:	22e0      	movs	r2, #224	; 0xe0
 8003956:	f8a3 24ac 	strh.w	r2, [r3, #1196]	; 0x4ac
	seria[150].interval = 494;
 800395a:	4b5d      	ldr	r3, [pc, #372]	; (8003ad0 <inputseria+0xbf4>)
 800395c:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8003960:	4a6a      	ldr	r2, [pc, #424]	; (8003b0c <inputseria+0xc30>)
 8003962:	601a      	str	r2, [r3, #0]
	seria[150].waittime = 224;
 8003964:	4b5a      	ldr	r3, [pc, #360]	; (8003ad0 <inputseria+0xbf4>)
 8003966:	22e0      	movs	r2, #224	; 0xe0
 8003968:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
	seria[151].interval = 330;
 800396c:	4b58      	ldr	r3, [pc, #352]	; (8003ad0 <inputseria+0xbf4>)
 800396e:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 8003972:	4a62      	ldr	r2, [pc, #392]	; (8003afc <inputseria+0xc20>)
 8003974:	601a      	str	r2, [r3, #0]
	seria[151].waittime = 1400;
 8003976:	4b56      	ldr	r3, [pc, #344]	; (8003ad0 <inputseria+0xbf4>)
 8003978:	f44f 62af 	mov.w	r2, #1400	; 0x578
 800397c:	f8a3 24bc 	strh.w	r2, [r3, #1212]	; 0x4bc
	seria[152].interval = 698;
 8003980:	4b53      	ldr	r3, [pc, #332]	; (8003ad0 <inputseria+0xbf4>)
 8003982:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 8003986:	4a53      	ldr	r2, [pc, #332]	; (8003ad4 <inputseria+0xbf8>)
 8003988:	601a      	str	r2, [r3, #0]
	seria[152].waittime = 224;
 800398a:	4b51      	ldr	r3, [pc, #324]	; (8003ad0 <inputseria+0xbf4>)
 800398c:	22e0      	movs	r2, #224	; 0xe0
 800398e:	f8a3 24c4 	strh.w	r2, [r3, #1220]	; 0x4c4
	seria[153].interval = 659;
 8003992:	4b4f      	ldr	r3, [pc, #316]	; (8003ad0 <inputseria+0xbf4>)
 8003994:	f503 6399 	add.w	r3, r3, #1224	; 0x4c8
 8003998:	4a5e      	ldr	r2, [pc, #376]	; (8003b14 <inputseria+0xc38>)
 800399a:	601a      	str	r2, [r3, #0]
	seria[153].waittime = 105;
 800399c:	4b4c      	ldr	r3, [pc, #304]	; (8003ad0 <inputseria+0xbf4>)
 800399e:	2269      	movs	r2, #105	; 0x69
 80039a0:	f8a3 24cc 	strh.w	r2, [r3, #1228]	; 0x4cc
	seria[154].interval = 880;
 80039a4:	4b4a      	ldr	r3, [pc, #296]	; (8003ad0 <inputseria+0xbf4>)
 80039a6:	f503 639a 	add.w	r3, r3, #1232	; 0x4d0
 80039aa:	4a4c      	ldr	r2, [pc, #304]	; (8003adc <inputseria+0xc00>)
 80039ac:	601a      	str	r2, [r3, #0]
	seria[154].waittime = 224;
 80039ae:	4b48      	ldr	r3, [pc, #288]	; (8003ad0 <inputseria+0xbf4>)
 80039b0:	22e0      	movs	r2, #224	; 0xe0
 80039b2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4
	seria[155].interval = 784;
 80039b6:	4b46      	ldr	r3, [pc, #280]	; (8003ad0 <inputseria+0xbf4>)
 80039b8:	f503 639b 	add.w	r3, r3, #1240	; 0x4d8
 80039bc:	4a46      	ldr	r2, [pc, #280]	; (8003ad8 <inputseria+0xbfc>)
 80039be:	601a      	str	r2, [r3, #0]
	seria[155].waittime = 105;
 80039c0:	4b43      	ldr	r3, [pc, #268]	; (8003ad0 <inputseria+0xbf4>)
 80039c2:	2269      	movs	r2, #105	; 0x69
 80039c4:	f8a3 24dc 	strh.w	r2, [r3, #1244]	; 0x4dc
	seria[156].interval = 988;
 80039c8:	4b41      	ldr	r3, [pc, #260]	; (8003ad0 <inputseria+0xbf4>)
 80039ca:	f503 639c 	add.w	r3, r3, #1248	; 0x4e0
 80039ce:	4a44      	ldr	r2, [pc, #272]	; (8003ae0 <inputseria+0xc04>)
 80039d0:	601a      	str	r2, [r3, #0]
	seria[156].waittime = 224;
 80039d2:	4b3f      	ldr	r3, [pc, #252]	; (8003ad0 <inputseria+0xbf4>)
 80039d4:	22e0      	movs	r2, #224	; 0xe0
 80039d6:	f8a3 24e4 	strh.w	r2, [r3, #1252]	; 0x4e4
	seria[157].interval = 880;
 80039da:	4b3d      	ldr	r3, [pc, #244]	; (8003ad0 <inputseria+0xbf4>)
 80039dc:	f503 639d 	add.w	r3, r3, #1256	; 0x4e8
 80039e0:	4a3e      	ldr	r2, [pc, #248]	; (8003adc <inputseria+0xc00>)
 80039e2:	601a      	str	r2, [r3, #0]
	seria[157].waittime = 105;
 80039e4:	4b3a      	ldr	r3, [pc, #232]	; (8003ad0 <inputseria+0xbf4>)
 80039e6:	2269      	movs	r2, #105	; 0x69
 80039e8:	f8a3 24ec 	strh.w	r2, [r3, #1260]	; 0x4ec
	seria[158].interval = 1047;
 80039ec:	4b38      	ldr	r3, [pc, #224]	; (8003ad0 <inputseria+0xbf4>)
 80039ee:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 80039f2:	4a3c      	ldr	r2, [pc, #240]	; (8003ae4 <inputseria+0xc08>)
 80039f4:	601a      	str	r2, [r3, #0]
	seria[158].waittime = 224;
 80039f6:	4b36      	ldr	r3, [pc, #216]	; (8003ad0 <inputseria+0xbf4>)
 80039f8:	22e0      	movs	r2, #224	; 0xe0
 80039fa:	f8a3 24f4 	strh.w	r2, [r3, #1268]	; 0x4f4
	seria[159].interval = 988;
 80039fe:	4b34      	ldr	r3, [pc, #208]	; (8003ad0 <inputseria+0xbf4>)
 8003a00:	f503 639f 	add.w	r3, r3, #1272	; 0x4f8
 8003a04:	4a36      	ldr	r2, [pc, #216]	; (8003ae0 <inputseria+0xc04>)
 8003a06:	601a      	str	r2, [r3, #0]
	seria[159].waittime = 105;
 8003a08:	4b31      	ldr	r3, [pc, #196]	; (8003ad0 <inputseria+0xbf4>)
 8003a0a:	2269      	movs	r2, #105	; 0x69
 8003a0c:	f8a3 24fc 	strh.w	r2, [r3, #1276]	; 0x4fc
	seria[160].interval = 1175;
 8003a10:	4b2f      	ldr	r3, [pc, #188]	; (8003ad0 <inputseria+0xbf4>)
 8003a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a16:	4a34      	ldr	r2, [pc, #208]	; (8003ae8 <inputseria+0xc0c>)
 8003a18:	601a      	str	r2, [r3, #0]
	seria[160].waittime = 224;
 8003a1a:	4b2d      	ldr	r3, [pc, #180]	; (8003ad0 <inputseria+0xbf4>)
 8003a1c:	22e0      	movs	r2, #224	; 0xe0
 8003a1e:	f8a3 2504 	strh.w	r2, [r3, #1284]	; 0x504
	seria[161].interval = 1047;
 8003a22:	4b2b      	ldr	r3, [pc, #172]	; (8003ad0 <inputseria+0xbf4>)
 8003a24:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003a28:	4a2e      	ldr	r2, [pc, #184]	; (8003ae4 <inputseria+0xc08>)
 8003a2a:	601a      	str	r2, [r3, #0]
	seria[161].waittime = 105;
 8003a2c:	4b28      	ldr	r3, [pc, #160]	; (8003ad0 <inputseria+0xbf4>)
 8003a2e:	2269      	movs	r2, #105	; 0x69
 8003a30:	f8a3 250c 	strh.w	r2, [r3, #1292]	; 0x50c
	seria[162].interval = 1319;
 8003a34:	4b26      	ldr	r3, [pc, #152]	; (8003ad0 <inputseria+0xbf4>)
 8003a36:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 8003a3a:	4a2c      	ldr	r2, [pc, #176]	; (8003aec <inputseria+0xc10>)
 8003a3c:	601a      	str	r2, [r3, #0]
	seria[162].waittime = 224;
 8003a3e:	4b24      	ldr	r3, [pc, #144]	; (8003ad0 <inputseria+0xbf4>)
 8003a40:	22e0      	movs	r2, #224	; 0xe0
 8003a42:	f8a3 2514 	strh.w	r2, [r3, #1300]	; 0x514
	seria[163].interval = 1175;
 8003a46:	4b22      	ldr	r3, [pc, #136]	; (8003ad0 <inputseria+0xbf4>)
 8003a48:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
 8003a4c:	4a26      	ldr	r2, [pc, #152]	; (8003ae8 <inputseria+0xc0c>)
 8003a4e:	601a      	str	r2, [r3, #0]
	seria[163].waittime = 105;
 8003a50:	4b1f      	ldr	r3, [pc, #124]	; (8003ad0 <inputseria+0xbf4>)
 8003a52:	2269      	movs	r2, #105	; 0x69
 8003a54:	f8a3 251c 	strh.w	r2, [r3, #1308]	; 0x51c
	seria[164].interval = 1397;
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <inputseria+0xbf4>)
 8003a5a:	f503 63a4 	add.w	r3, r3, #1312	; 0x520
 8003a5e:	4a24      	ldr	r2, [pc, #144]	; (8003af0 <inputseria+0xc14>)
 8003a60:	601a      	str	r2, [r3, #0]
	seria[164].waittime = 224;
 8003a62:	4b1b      	ldr	r3, [pc, #108]	; (8003ad0 <inputseria+0xbf4>)
 8003a64:	22e0      	movs	r2, #224	; 0xe0
 8003a66:	f8a3 2524 	strh.w	r2, [r3, #1316]	; 0x524
	seria[165].interval = 1319;
 8003a6a:	4b19      	ldr	r3, [pc, #100]	; (8003ad0 <inputseria+0xbf4>)
 8003a6c:	f503 63a5 	add.w	r3, r3, #1320	; 0x528
 8003a70:	4a1e      	ldr	r2, [pc, #120]	; (8003aec <inputseria+0xc10>)
 8003a72:	601a      	str	r2, [r3, #0]
	seria[165].waittime = 105;
 8003a74:	4b16      	ldr	r3, [pc, #88]	; (8003ad0 <inputseria+0xbf4>)
 8003a76:	2269      	movs	r2, #105	; 0x69
 8003a78:	f8a3 252c 	strh.w	r2, [r3, #1324]	; 0x52c
	seria[166].interval = 988;
 8003a7c:	4b14      	ldr	r3, [pc, #80]	; (8003ad0 <inputseria+0xbf4>)
 8003a7e:	f503 63a6 	add.w	r3, r3, #1328	; 0x530
 8003a82:	4a17      	ldr	r2, [pc, #92]	; (8003ae0 <inputseria+0xc04>)
 8003a84:	601a      	str	r2, [r3, #0]
	seria[166].waittime = 105;
 8003a86:	4b12      	ldr	r3, [pc, #72]	; (8003ad0 <inputseria+0xbf4>)
 8003a88:	2269      	movs	r2, #105	; 0x69
 8003a8a:	f8a3 2534 	strh.w	r2, [r3, #1332]	; 0x534
	seria[167].interval = 1047;
 8003a8e:	4b10      	ldr	r3, [pc, #64]	; (8003ad0 <inputseria+0xbf4>)
 8003a90:	f503 63a7 	add.w	r3, r3, #1336	; 0x538
 8003a94:	4a13      	ldr	r2, [pc, #76]	; (8003ae4 <inputseria+0xc08>)
 8003a96:	601a      	str	r2, [r3, #0]
	seria[167].waittime = 105;
 8003a98:	4b0d      	ldr	r3, [pc, #52]	; (8003ad0 <inputseria+0xbf4>)
 8003a9a:	2269      	movs	r2, #105	; 0x69
 8003a9c:	f8a3 253c 	strh.w	r2, [r3, #1340]	; 0x53c
	seria[168].interval = 880;
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <inputseria+0xbf4>)
 8003aa2:	f503 63a8 	add.w	r3, r3, #1344	; 0x540
 8003aa6:	4a0d      	ldr	r2, [pc, #52]	; (8003adc <inputseria+0xc00>)
 8003aa8:	601a      	str	r2, [r3, #0]
	seria[168].waittime = 105;
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <inputseria+0xbf4>)
 8003aac:	2269      	movs	r2, #105	; 0x69
 8003aae:	f8a3 2544 	strh.w	r2, [r3, #1348]	; 0x544
	seria[169].interval = 988;
 8003ab2:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <inputseria+0xbf4>)
 8003ab4:	f503 63a9 	add.w	r3, r3, #1352	; 0x548
 8003ab8:	4a09      	ldr	r2, [pc, #36]	; (8003ae0 <inputseria+0xc04>)
 8003aba:	601a      	str	r2, [r3, #0]
	seria[169].waittime = 2576;
 8003abc:	4b04      	ldr	r3, [pc, #16]	; (8003ad0 <inputseria+0xbf4>)
 8003abe:	f44f 6221 	mov.w	r2, #2576	; 0xa10
 8003ac2:	f8a3 254c 	strh.w	r2, [r3, #1356]	; 0x54c

}
 8003ac6:	bf00      	nop
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	200003c4 	.word	0x200003c4
 8003ad4:	442e8000 	.word	0x442e8000
 8003ad8:	44440000 	.word	0x44440000
 8003adc:	445c0000 	.word	0x445c0000
 8003ae0:	44770000 	.word	0x44770000
 8003ae4:	4482e000 	.word	0x4482e000
 8003ae8:	4492e000 	.word	0x4492e000
 8003aec:	44a4e000 	.word	0x44a4e000
 8003af0:	44aea000 	.word	0x44aea000
 8003af4:	44c40000 	.word	0x44c40000
 8003af8:	43930000 	.word	0x43930000
 8003afc:	43a50000 	.word	0x43a50000
 8003b00:	43ae8000 	.word	0x43ae8000
 8003b04:	43c40000 	.word	0x43c40000
 8003b08:	43dc0000 	.word	0x43dc0000
 8003b0c:	43f70000 	.word	0x43f70000
 8003b10:	4402c000 	.word	0x4402c000
 8003b14:	4424c000 	.word	0x4424c000

08003b18 <read_switch1>:


#include "PL_switch.h"
#include "gpio.h"

char read_switch1(void){
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0

	char check=(HAL_GPIO_ReadPin(SWITCH_1_GPIO_Port,SWITCH_1_Pin)==0);
 8003b1e:	2140      	movs	r1, #64	; 0x40
 8003b20:	4807      	ldr	r0, [pc, #28]	; (8003b40 <read_switch1+0x28>)
 8003b22:	f007 f943 	bl	800adac <HAL_GPIO_ReadPin>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	bf0c      	ite	eq
 8003b2c:	2301      	moveq	r3, #1
 8003b2e:	2300      	movne	r3, #0
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	71fb      	strb	r3, [r7, #7]


return check;
 8003b34:	79fb      	ldrb	r3, [r7, #7]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	48000400 	.word	0x48000400

08003b44 <read_switch2>:

char read_switch2(void){
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0

	char check=(HAL_GPIO_ReadPin(SWITCH_2_GPIO_Port,SWITCH_2_Pin)==0);
 8003b4a:	2180      	movs	r1, #128	; 0x80
 8003b4c:	4807      	ldr	r0, [pc, #28]	; (8003b6c <read_switch2+0x28>)
 8003b4e:	f007 f92d 	bl	800adac <HAL_GPIO_ReadPin>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	71fb      	strb	r3, [r7, #7]


return check;
 8003b60:	79fb      	ldrb	r3, [r7, #7]
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	48000400 	.word	0x48000400

08003b70 <pl_timer_init>:
#include "tim.h"

volatile uint32_t g_timCount;


void pl_timer_init(void){
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8003b74:	4802      	ldr	r0, [pc, #8]	; (8003b80 <pl_timer_init+0x10>)
 8003b76:	f008 feaf 	bl	800c8d8 <HAL_TIM_Base_Start_IT>
}
 8003b7a:	bf00      	nop
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	2000131c 	.word	0x2000131c

08003b84 <pl_timer_count>:

void pl_timer_count(void){
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
	 g_timCount++;
 8003b88:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <pl_timer_count+0x18>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	4a03      	ldr	r2, [pc, #12]	; (8003b9c <pl_timer_count+0x18>)
 8003b90:	6013      	str	r3, [r2, #0]
}
 8003b92:	bf00      	nop
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	20000954 	.word	0x20000954

08003ba0 <wait_ms>:


void wait_ms(uint32_t wait_time) {
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]

        g_timCount = 0;
 8003ba8:	4b09      	ldr	r3, [pc, #36]	; (8003bd0 <wait_ms+0x30>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SET_COUNTER(&htim6, 0);
 8003bae:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <wait_ms+0x34>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	625a      	str	r2, [r3, #36]	; 0x24
        while (g_timCount < wait_time) {
 8003bb6:	bf00      	nop
 8003bb8:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <wait_ms+0x30>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d8fa      	bhi.n	8003bb8 <wait_ms+0x18>
        }

}
 8003bc2:	bf00      	nop
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	20000954 	.word	0x20000954
 8003bd4:	2000131c 	.word	0x2000131c

08003bd8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003bde:	463b      	mov	r3, r7
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	605a      	str	r2, [r3, #4]
 8003be6:	609a      	str	r2, [r3, #8]
 8003be8:	60da      	str	r2, [r3, #12]
 8003bea:	611a      	str	r2, [r3, #16]
 8003bec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003bee:	4b46      	ldr	r3, [pc, #280]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003bf0:	4a46      	ldr	r2, [pc, #280]	; (8003d0c <MX_ADC1_Init+0x134>)
 8003bf2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8003bf4:	4b44      	ldr	r3, [pc, #272]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003bf6:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 8003bfa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8003bfc:	4b42      	ldr	r3, [pc, #264]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003bfe:	2208      	movs	r2, #8
 8003c00:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c02:	4b41      	ldr	r3, [pc, #260]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003c08:	4b3f      	ldr	r3, [pc, #252]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c0e:	4b3e      	ldr	r3, [pc, #248]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c10:	2204      	movs	r2, #4
 8003c12:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003c14:	4b3c      	ldr	r3, [pc, #240]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003c1a:	4b3b      	ldr	r3, [pc, #236]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 8003c20:	4b39      	ldr	r3, [pc, #228]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c22:	2205      	movs	r2, #5
 8003c24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c26:	4b38      	ldr	r3, [pc, #224]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c2e:	4b36      	ldr	r3, [pc, #216]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c34:	4b34      	ldr	r3, [pc, #208]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003c3a:	4b33      	ldr	r3, [pc, #204]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003c42:	4b31      	ldr	r3, [pc, #196]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003c48:	4b2f      	ldr	r3, [pc, #188]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c50:	482d      	ldr	r0, [pc, #180]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c52:	f005 fa93 	bl	800917c <HAL_ADC_Init>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8003c5c:	f000 fb27 	bl	80042ae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8003c60:	4b2b      	ldr	r3, [pc, #172]	; (8003d10 <MX_ADC1_Init+0x138>)
 8003c62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c64:	2306      	movs	r3, #6
 8003c66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003c6c:	237f      	movs	r3, #127	; 0x7f
 8003c6e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003c70:	2304      	movs	r3, #4
 8003c72:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003c74:	2300      	movs	r3, #0
 8003c76:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c78:	463b      	mov	r3, r7
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4822      	ldr	r0, [pc, #136]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c7e:	f005 fdf1 	bl	8009864 <HAL_ADC_ConfigChannel>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8003c88:	f000 fb11 	bl	80042ae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003c8c:	4b21      	ldr	r3, [pc, #132]	; (8003d14 <MX_ADC1_Init+0x13c>)
 8003c8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003c90:	230c      	movs	r3, #12
 8003c92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c94:	463b      	mov	r3, r7
 8003c96:	4619      	mov	r1, r3
 8003c98:	481b      	ldr	r0, [pc, #108]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003c9a:	f005 fde3 	bl	8009864 <HAL_ADC_ConfigChannel>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8003ca4:	f000 fb03 	bl	80042ae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003ca8:	4b1b      	ldr	r3, [pc, #108]	; (8003d18 <MX_ADC1_Init+0x140>)
 8003caa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003cac:	2312      	movs	r3, #18
 8003cae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cb0:	463b      	mov	r3, r7
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4814      	ldr	r0, [pc, #80]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003cb6:	f005 fdd5 	bl	8009864 <HAL_ADC_ConfigChannel>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8003cc0:	f000 faf5 	bl	80042ae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003cc4:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <MX_ADC1_Init+0x144>)
 8003cc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003cc8:	2318      	movs	r3, #24
 8003cca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ccc:	463b      	mov	r3, r7
 8003cce:	4619      	mov	r1, r3
 8003cd0:	480d      	ldr	r0, [pc, #52]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003cd2:	f005 fdc7 	bl	8009864 <HAL_ADC_ConfigChannel>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8003cdc:	f000 fae7 	bl	80042ae <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003ce0:	4b0f      	ldr	r3, [pc, #60]	; (8003d20 <MX_ADC1_Init+0x148>)
 8003ce2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8003ce4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ce8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cea:	463b      	mov	r3, r7
 8003cec:	4619      	mov	r1, r3
 8003cee:	4806      	ldr	r0, [pc, #24]	; (8003d08 <MX_ADC1_Init+0x130>)
 8003cf0:	f005 fdb8 	bl	8009864 <HAL_ADC_ConfigChannel>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8003cfa:	f000 fad8 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003cfe:	bf00      	nop
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000958 	.word	0x20000958
 8003d0c:	50040000 	.word	0x50040000
 8003d10:	43210000 	.word	0x43210000
 8003d14:	3ef08000 	.word	0x3ef08000
 8003d18:	32601000 	.word	0x32601000
 8003d1c:	2e300800 	.word	0x2e300800
 8003d20:	2a000400 	.word	0x2a000400

08003d24 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b0a0      	sub	sp, #128	; 0x80
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d2c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	605a      	str	r2, [r3, #4]
 8003d36:	609a      	str	r2, [r3, #8]
 8003d38:	60da      	str	r2, [r3, #12]
 8003d3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d3c:	f107 0318 	add.w	r3, r7, #24
 8003d40:	2254      	movs	r2, #84	; 0x54
 8003d42:	2100      	movs	r1, #0
 8003d44:	4618      	mov	r0, r3
 8003d46:	f00a faef 	bl	800e328 <memset>
  if(adcHandle->Instance==ADC1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a47      	ldr	r2, [pc, #284]	; (8003e6c <HAL_ADC_MspInit+0x148>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	f040 8087 	bne.w	8003e64 <HAL_ADC_MspInit+0x140>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003d56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003d5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003d60:	663b      	str	r3, [r7, #96]	; 0x60
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8003d62:	2303      	movs	r3, #3
 8003d64:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 3;
 8003d66:	2303      	movs	r3, #3
 8003d68:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003d6a:	2310      	movs	r3, #16
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003d6e:	2307      	movs	r3, #7
 8003d70:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003d72:	2302      	movs	r3, #2
 8003d74:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003d76:	2302      	movs	r3, #2
 8003d78:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003d7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d7e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d80:	f107 0318 	add.w	r3, r7, #24
 8003d84:	4618      	mov	r0, r3
 8003d86:	f008 fa67 	bl	800c258 <HAL_RCCEx_PeriphCLKConfig>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8003d90:	f000 fa8d 	bl	80042ae <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003d94:	4b36      	ldr	r3, [pc, #216]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d98:	4a35      	ldr	r2, [pc, #212]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003d9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003da0:	4b33      	ldr	r3, [pc, #204]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003da4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dac:	4b30      	ldr	r3, [pc, #192]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db0:	4a2f      	ldr	r2, [pc, #188]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003db2:	f043 0301 	orr.w	r3, r3, #1
 8003db6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003db8:	4b2d      	ldr	r3, [pc, #180]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc4:	4b2a      	ldr	r3, [pc, #168]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dc8:	4a29      	ldr	r2, [pc, #164]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003dca:	f043 0302 	orr.w	r3, r3, #2
 8003dce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dd0:	4b27      	ldr	r3, [pc, #156]	; (8003e70 <HAL_ADC_MspInit+0x14c>)
 8003dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN11
    PA7     ------> ADC1_IN12
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = SENSOR_4_Pin|SENSOR_3_Pin|SENSOR_2_Pin;
 8003ddc:	23e0      	movs	r3, #224	; 0xe0
 8003dde:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003de0:	230b      	movs	r3, #11
 8003de2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de4:	2300      	movs	r3, #0
 8003de6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003dec:	4619      	mov	r1, r3
 8003dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003df2:	f006 fe71 	bl	800aad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSOR_1_Pin|BATTERY_Pin;
 8003df6:	2303      	movs	r3, #3
 8003df8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003dfa:	230b      	movs	r3, #11
 8003dfc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e02:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003e06:	4619      	mov	r1, r3
 8003e08:	481a      	ldr	r0, [pc, #104]	; (8003e74 <HAL_ADC_MspInit+0x150>)
 8003e0a:	f006 fe65 	bl	800aad8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003e0e:	4b1a      	ldr	r3, [pc, #104]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e10:	4a1a      	ldr	r2, [pc, #104]	; (8003e7c <HAL_ADC_MspInit+0x158>)
 8003e12:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8003e14:	4b18      	ldr	r3, [pc, #96]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e1a:	4b17      	ldr	r3, [pc, #92]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e20:	4b15      	ldr	r3, [pc, #84]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003e26:	4b14      	ldr	r3, [pc, #80]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e28:	2280      	movs	r2, #128	; 0x80
 8003e2a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003e2c:	4b12      	ldr	r3, [pc, #72]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e32:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e34:	4b10      	ldr	r3, [pc, #64]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e3a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003e3c:	4b0e      	ldr	r3, [pc, #56]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003e42:	4b0d      	ldr	r3, [pc, #52]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003e48:	480b      	ldr	r0, [pc, #44]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e4a:	f006 fc0f 	bl	800a66c <HAL_DMA_Init>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8003e54:	f000 fa2b 	bl	80042ae <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a07      	ldr	r2, [pc, #28]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e5e:	4a06      	ldr	r2, [pc, #24]	; (8003e78 <HAL_ADC_MspInit+0x154>)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003e64:	bf00      	nop
 8003e66:	3780      	adds	r7, #128	; 0x80
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	50040000 	.word	0x50040000
 8003e70:	40021000 	.word	0x40021000
 8003e74:	48000400 	.word	0x48000400
 8003e78:	200009bc 	.word	0x200009bc
 8003e7c:	40020008 	.word	0x40020008

08003e80 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
	pl_callback_getSensor();
 8003e88:	f7fe fdba 	bl	8002a00 <pl_callback_getSensor>

}
 8003e8c:	bf00      	nop
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <MX_DMA_Init+0x38>)
 8003e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e9e:	4a0b      	ldr	r2, [pc, #44]	; (8003ecc <MX_DMA_Init+0x38>)
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	6493      	str	r3, [r2, #72]	; 0x48
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <MX_DMA_Init+0x38>)
 8003ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	607b      	str	r3, [r7, #4]
 8003eb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	200b      	movs	r0, #11
 8003eb8:	f006 fba1 	bl	800a5fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003ebc:	200b      	movs	r0, #11
 8003ebe:	f006 fbba 	bl	800a636 <HAL_NVIC_EnableIRQ>

}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40021000 	.word	0x40021000

08003ed0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b088      	sub	sp, #32
 8003ed4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed6:	f107 030c 	add.w	r3, r7, #12
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	605a      	str	r2, [r3, #4]
 8003ee0:	609a      	str	r2, [r3, #8]
 8003ee2:	60da      	str	r2, [r3, #12]
 8003ee4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ee6:	4b39      	ldr	r3, [pc, #228]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eea:	4a38      	ldr	r2, [pc, #224]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003eec:	f043 0304 	orr.w	r3, r3, #4
 8003ef0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ef2:	4b36      	ldr	r3, [pc, #216]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	60bb      	str	r3, [r7, #8]
 8003efc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003efe:	4b33      	ldr	r3, [pc, #204]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f02:	4a32      	ldr	r2, [pc, #200]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003f04:	f043 0301 	orr.w	r3, r3, #1
 8003f08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f0a:	4b30      	ldr	r3, [pc, #192]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f16:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1a:	4a2c      	ldr	r2, [pc, #176]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003f1c:	f043 0302 	orr.w	r3, r3, #2
 8003f20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f22:	4b2a      	ldr	r3, [pc, #168]	; (8003fcc <MX_GPIO_Init+0xfc>)
 8003f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	603b      	str	r3, [r7, #0]
 8003f2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSORLED_1_Pin|SENSORLED_2_Pin, GPIO_PIN_RESET);
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8003f34:	4826      	ldr	r0, [pc, #152]	; (8003fd0 <MX_GPIO_Init+0x100>)
 8003f36:	f006 ff51 	bl	800addc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_ENABLE_Pin|MOTOR_CW_CCW_L_Pin, GPIO_PIN_RESET);
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003f40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f44:	f006 ff4a 	bl	800addc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INTERFACELED_Pin|MOTOR_CW_CCW_R_Pin|MD_RESET_Pin, GPIO_PIN_RESET);
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2138      	movs	r1, #56	; 0x38
 8003f4c:	4821      	ldr	r0, [pc, #132]	; (8003fd4 <MX_GPIO_Init+0x104>)
 8003f4e:	f006 ff45 	bl	800addc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SENSORLED_1_Pin|SENSORLED_2_Pin;
 8003f52:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003f56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f60:	2300      	movs	r3, #0
 8003f62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f64:	f107 030c 	add.w	r3, r7, #12
 8003f68:	4619      	mov	r1, r3
 8003f6a:	4819      	ldr	r0, [pc, #100]	; (8003fd0 <MX_GPIO_Init+0x100>)
 8003f6c:	f006 fdb4 	bl	800aad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = MOTOR_ENABLE_Pin|MOTOR_CW_CCW_L_Pin;
 8003f70:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003f74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f76:	2301      	movs	r3, #1
 8003f78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f82:	f107 030c 	add.w	r3, r7, #12
 8003f86:	4619      	mov	r1, r3
 8003f88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f8c:	f006 fda4 	bl	800aad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INTERFACELED_Pin|MOTOR_CW_CCW_R_Pin|MD_RESET_Pin;
 8003f90:	2338      	movs	r3, #56	; 0x38
 8003f92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f94:	2301      	movs	r3, #1
 8003f96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fa0:	f107 030c 	add.w	r3, r7, #12
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	480b      	ldr	r0, [pc, #44]	; (8003fd4 <MX_GPIO_Init+0x104>)
 8003fa8:	f006 fd96 	bl	800aad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SWITCH_1_Pin|SWITCH_2_Pin;
 8003fac:	23c0      	movs	r3, #192	; 0xc0
 8003fae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fb8:	f107 030c 	add.w	r3, r7, #12
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	4805      	ldr	r0, [pc, #20]	; (8003fd4 <MX_GPIO_Init+0x104>)
 8003fc0:	f006 fd8a 	bl	800aad8 <HAL_GPIO_Init>

}
 8003fc4:	bf00      	nop
 8003fc6:	3720      	adds	r7, #32
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	48000800 	.word	0x48000800
 8003fd4:	48000400 	.word	0x48000400

08003fd8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003fdc:	4b1b      	ldr	r3, [pc, #108]	; (800404c <MX_I2C1_Init+0x74>)
 8003fde:	4a1c      	ldr	r2, [pc, #112]	; (8004050 <MX_I2C1_Init+0x78>)
 8003fe0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8003fe2:	4b1a      	ldr	r3, [pc, #104]	; (800404c <MX_I2C1_Init+0x74>)
 8003fe4:	4a1b      	ldr	r2, [pc, #108]	; (8004054 <MX_I2C1_Init+0x7c>)
 8003fe6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003fe8:	4b18      	ldr	r3, [pc, #96]	; (800404c <MX_I2C1_Init+0x74>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fee:	4b17      	ldr	r3, [pc, #92]	; (800404c <MX_I2C1_Init+0x74>)
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ff4:	4b15      	ldr	r3, [pc, #84]	; (800404c <MX_I2C1_Init+0x74>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003ffa:	4b14      	ldr	r3, [pc, #80]	; (800404c <MX_I2C1_Init+0x74>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004000:	4b12      	ldr	r3, [pc, #72]	; (800404c <MX_I2C1_Init+0x74>)
 8004002:	2200      	movs	r2, #0
 8004004:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004006:	4b11      	ldr	r3, [pc, #68]	; (800404c <MX_I2C1_Init+0x74>)
 8004008:	2200      	movs	r2, #0
 800400a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800400c:	4b0f      	ldr	r3, [pc, #60]	; (800404c <MX_I2C1_Init+0x74>)
 800400e:	2200      	movs	r2, #0
 8004010:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004012:	480e      	ldr	r0, [pc, #56]	; (800404c <MX_I2C1_Init+0x74>)
 8004014:	f006 fefa 	bl	800ae0c <HAL_I2C_Init>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800401e:	f000 f946 	bl	80042ae <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004022:	2100      	movs	r1, #0
 8004024:	4809      	ldr	r0, [pc, #36]	; (800404c <MX_I2C1_Init+0x74>)
 8004026:	f007 f9f5 	bl	800b414 <HAL_I2CEx_ConfigAnalogFilter>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004030:	f000 f93d 	bl	80042ae <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004034:	2100      	movs	r1, #0
 8004036:	4805      	ldr	r0, [pc, #20]	; (800404c <MX_I2C1_Init+0x74>)
 8004038:	f007 fa37 	bl	800b4aa <HAL_I2CEx_ConfigDigitalFilter>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004042:	f000 f934 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004046:	bf00      	nop
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000a04 	.word	0x20000a04
 8004050:	40005400 	.word	0x40005400
 8004054:	10909cec 	.word	0x10909cec

08004058 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b09e      	sub	sp, #120	; 0x78
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004060:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004064:	2200      	movs	r2, #0
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	609a      	str	r2, [r3, #8]
 800406c:	60da      	str	r2, [r3, #12]
 800406e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004070:	f107 0310 	add.w	r3, r7, #16
 8004074:	2254      	movs	r2, #84	; 0x54
 8004076:	2100      	movs	r1, #0
 8004078:	4618      	mov	r0, r3
 800407a:	f00a f955 	bl	800e328 <memset>
  if(i2cHandle->Instance==I2C1)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1f      	ldr	r2, [pc, #124]	; (8004100 <HAL_I2C_MspInit+0xa8>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d137      	bne.n	80040f8 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004088:	2340      	movs	r3, #64	; 0x40
 800408a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800408c:	2300      	movs	r3, #0
 800408e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004090:	f107 0310 	add.w	r3, r7, #16
 8004094:	4618      	mov	r0, r3
 8004096:	f008 f8df 	bl	800c258 <HAL_RCCEx_PeriphCLKConfig>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80040a0:	f000 f905 	bl	80042ae <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040a4:	4b17      	ldr	r3, [pc, #92]	; (8004104 <HAL_I2C_MspInit+0xac>)
 80040a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040a8:	4a16      	ldr	r2, [pc, #88]	; (8004104 <HAL_I2C_MspInit+0xac>)
 80040aa:	f043 0301 	orr.w	r3, r3, #1
 80040ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040b0:	4b14      	ldr	r3, [pc, #80]	; (8004104 <HAL_I2C_MspInit+0xac>)
 80040b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80040bc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80040c0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040c2:	2312      	movs	r3, #18
 80040c4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040c6:	2301      	movs	r3, #1
 80040c8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ca:	2303      	movs	r3, #3
 80040cc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040ce:	2304      	movs	r3, #4
 80040d0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040d2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80040d6:	4619      	mov	r1, r3
 80040d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040dc:	f006 fcfc 	bl	800aad8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040e0:	4b08      	ldr	r3, [pc, #32]	; (8004104 <HAL_I2C_MspInit+0xac>)
 80040e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e4:	4a07      	ldr	r2, [pc, #28]	; (8004104 <HAL_I2C_MspInit+0xac>)
 80040e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80040ea:	6593      	str	r3, [r2, #88]	; 0x58
 80040ec:	4b05      	ldr	r3, [pc, #20]	; (8004104 <HAL_I2C_MspInit+0xac>)
 80040ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80040f8:	bf00      	nop
 80040fa:	3778      	adds	r7, #120	; 0x78
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	40005400 	.word	0x40005400
 8004104:	40021000 	.word	0x40021000

08004108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800410e:	f004 fd86 	bl	8008c1e <HAL_Init>
  /* USER CODE BEGIN Init */
 // setbuf(stdout, NULL);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004112:	f000 f87d 	bl	8004210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004116:	f7ff fedb 	bl	8003ed0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800411a:	f004 fcbd 	bl	8008a98 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800411e:	f003 fd9d 	bl	8007c5c <MX_TIM6_Init>
  MX_I2C1_Init();
 8004122:	f7ff ff59 	bl	8003fd8 <MX_I2C1_Init>
  MX_DMA_Init();
 8004126:	f7ff feb5 	bl	8003e94 <MX_DMA_Init>
  MX_ADC1_Init();
 800412a:	f7ff fd55 	bl	8003bd8 <MX_ADC1_Init>
  MX_TIM15_Init();
 800412e:	f003 fdcb 	bl	8007cc8 <MX_TIM15_Init>
  MX_TIM1_Init();
 8004132:	f003 fca9 	bl	8007a88 <MX_TIM1_Init>
  MX_TIM2_Init();
 8004136:	f003 fd37 	bl	8007ba8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  init_WallControl();
 800413a:	f7fe f8a5 	bl	8002288 <init_WallControl>
  pl_motor_init();
 800413e:	f7fe fa87 	bl	8002650 <pl_motor_init>
  pl_speaker_init();
 8004142:	f7fe fd67 	bl	8002c14 <pl_speaker_init>
  pl_timer_init();
 8004146:	f7ff fd13 	bl	8003b70 <pl_timer_init>
  pl_lcd_init();
 800414a:	f7fe fa26 	bl	800259a <pl_lcd_init>
  motor_init();
 800414e:	f7fc ffc9 	bl	80010e4 <motor_init>
  record_reset();
 8004152:	f003 fa7d 	bl	8007650 <record_reset>
  input_parameter();
 8004156:	f003 ff37 	bl	8007fc8 <input_parameter>

  pl_lcd_puts("Hello");
 800415a:	4829      	ldr	r0, [pc, #164]	; (8004200 <main+0xf8>)
 800415c:	f7fe fa08 	bl	8002570 <pl_lcd_puts>
  pl_lcd_pos(1, 0);
 8004160:	2100      	movs	r1, #0
 8004162:	2001      	movs	r0, #1
 8004164:	f7fe fa3f 	bl	80025e6 <pl_lcd_pos>
  pl_lcd_puts("   STM32");
 8004168:	4826      	ldr	r0, [pc, #152]	; (8004204 <main+0xfc>)
 800416a:	f7fe fa01 	bl	8002570 <pl_lcd_puts>
  HAL_Delay(500);
 800416e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004172:	f004 fdc9 	bl	8008d08 <HAL_Delay>
  pl_lcd_clear();
 8004176:	f7fe fa4e 	bl	8002616 <pl_lcd_clear>

  if(pl_getbatt() < LIPO_LIMIT){
 800417a:	f7fe fbe5 	bl	8002948 <pl_getbatt>
 800417e:	ee10 3a10 	vmov	r3, s0
 8004182:	4618      	mov	r0, r3
 8004184:	f7fc f9e0 	bl	8000548 <__aeabi_f2d>
 8004188:	a31b      	add	r3, pc, #108	; (adr r3, 80041f8 <main+0xf0>)
 800418a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418e:	f7fc fca5 	bl	8000adc <__aeabi_dcmplt>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d013      	beq.n	80041c0 <main+0xb8>
	  pl_lcd_clear();
 8004198:	f7fe fa3d 	bl	8002616 <pl_lcd_clear>
	  pl_lcd_pos(0, 0);
 800419c:	2100      	movs	r1, #0
 800419e:	2000      	movs	r0, #0
 80041a0:	f7fe fa21 	bl	80025e6 <pl_lcd_pos>
	  pl_lcd_puts("LIPO");
 80041a4:	4818      	ldr	r0, [pc, #96]	; (8004208 <main+0x100>)
 80041a6:	f7fe f9e3 	bl	8002570 <pl_lcd_puts>
	  pl_lcd_pos(1, 0);
 80041aa:	2100      	movs	r1, #0
 80041ac:	2001      	movs	r0, #1
 80041ae:	f7fe fa1a 	bl	80025e6 <pl_lcd_pos>
	  pl_lcd_puts("error");
 80041b2:	4816      	ldr	r0, [pc, #88]	; (800420c <main+0x104>)
 80041b4:	f7fe f9dc 	bl	8002570 <pl_lcd_puts>
	  HAL_Delay(10000);
 80041b8:	f242 7010 	movw	r0, #10000	; 0x2710
 80041bc:	f004 fda4 	bl	8008d08 <HAL_Delay>
  }

  uint16_t cnt = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	80bb      	strh	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  mode1=mode_decision(0,mode1);
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	4619      	mov	r1, r3
 80041c8:	2000      	movs	r0, #0
 80041ca:	f002 ff01 	bl	8006fd0 <mode_decision>
 80041ce:	4603      	mov	r3, r0
 80041d0:	71fb      	strb	r3, [r7, #7]
	  wait_ms(1000);
 80041d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041d6:	f7ff fce3 	bl	8003ba0 <wait_ms>
	  mode2=mode_decision(1,mode2);
 80041da:	79bb      	ldrb	r3, [r7, #6]
 80041dc:	4619      	mov	r1, r3
 80041de:	2001      	movs	r0, #1
 80041e0:	f002 fef6 	bl	8006fd0 <mode_decision>
 80041e4:	4603      	mov	r3, r0
 80041e6:	71bb      	strb	r3, [r7, #6]
	  mode_execution(mode1,mode2);
 80041e8:	79ba      	ldrb	r2, [r7, #6]
 80041ea:	79fb      	ldrb	r3, [r7, #7]
 80041ec:	4611      	mov	r1, r2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f002 fff8 	bl	80071e4 <mode_execution>
	  mode1=mode_decision(0,mode1);
 80041f4:	e7e6      	b.n	80041c4 <main+0xbc>
 80041f6:	bf00      	nop
 80041f8:	9999999a 	.word	0x9999999a
 80041fc:	40269999 	.word	0x40269999
 8004200:	08011470 	.word	0x08011470
 8004204:	08011478 	.word	0x08011478
 8004208:	08011484 	.word	0x08011484
 800420c:	0801148c 	.word	0x0801148c

08004210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b096      	sub	sp, #88	; 0x58
 8004214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004216:	f107 0314 	add.w	r3, r7, #20
 800421a:	2244      	movs	r2, #68	; 0x44
 800421c:	2100      	movs	r1, #0
 800421e:	4618      	mov	r0, r3
 8004220:	f00a f882 	bl	800e328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004224:	463b      	mov	r3, r7
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	605a      	str	r2, [r3, #4]
 800422c:	609a      	str	r2, [r3, #8]
 800422e:	60da      	str	r2, [r3, #12]
 8004230:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004232:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004236:	f007 f993 	bl	800b560 <HAL_PWREx_ControlVoltageScaling>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8004240:	f000 f835 	bl	80042ae <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004244:	2301      	movs	r3, #1
 8004246:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8004248:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800424c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800424e:	2302      	movs	r3, #2
 8004250:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004252:	2303      	movs	r3, #3
 8004254:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 3;
 8004256:	2303      	movs	r3, #3
 8004258:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800425a:	2328      	movs	r3, #40	; 0x28
 800425c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800425e:	2307      	movs	r3, #7
 8004260:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004262:	2302      	movs	r3, #2
 8004264:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004266:	2302      	movs	r3, #2
 8004268:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800426a:	f107 0314 	add.w	r3, r7, #20
 800426e:	4618      	mov	r0, r3
 8004270:	f007 f9cc 	bl	800b60c <HAL_RCC_OscConfig>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800427a:	f000 f818 	bl	80042ae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800427e:	230f      	movs	r3, #15
 8004280:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004282:	2303      	movs	r3, #3
 8004284:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004286:	2300      	movs	r3, #0
 8004288:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800428e:	2300      	movs	r3, #0
 8004290:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004292:	463b      	mov	r3, r7
 8004294:	2104      	movs	r1, #4
 8004296:	4618      	mov	r0, r3
 8004298:	f007 fdd8 	bl	800be4c <HAL_RCC_ClockConfig>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80042a2:	f000 f804 	bl	80042ae <Error_Handler>
  }
}
 80042a6:	bf00      	nop
 80042a8:	3758      	adds	r7, #88	; 0x58
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042ae:	b480      	push	{r7}
 80042b0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042b2:	b672      	cpsid	i
}
 80042b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042b6:	e7fe      	b.n	80042b6 <Error_Handler+0x8>

080042b8 <test_motor_start>:
parameter_speed speed1000_shortest;




void test_motor_start(MOTOR_MODE *wallmode){
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
	wallmode->WallControlMode=1;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	701a      	strb	r2, [r3, #0]
	wallmode->WallControlStatus=0;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	705a      	strb	r2, [r3, #1]
	wallmode->WallCutMode=0;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	70da      	strb	r2, [r3, #3]
	wallmode->calMazeMode=0;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	709a      	strb	r2, [r3, #2]
	pl_motor_standby(1);
 80042d8:	2001      	movs	r0, #1
 80042da:	f7fe f9d5 	bl	8002688 <pl_motor_standby>
	HAL_Delay(500);
 80042de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042e2:	f004 fd11 	bl	8008d08 <HAL_Delay>
	pl_motor_start();
 80042e6:	f7fe fa39 	bl	800275c <pl_motor_start>

}
 80042ea:	bf00      	nop
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <test_motor_stop>:

void test_motor_stop(void){
 80042f2:	b580      	push	{r7, lr}
 80042f4:	af00      	add	r7, sp, #0
	pl_motor_stop();
 80042f6:	f7fe fa45 	bl	8002784 <pl_motor_stop>
	HAL_Delay(500);
 80042fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042fe:	f004 fd03 	bl	8008d08 <HAL_Delay>
	pl_motor_standby(0);
 8004302:	2000      	movs	r0, #0
 8004304:	f7fe f9c0 	bl	8002688 <pl_motor_standby>
}
 8004308:	bf00      	nop
 800430a:	bd80      	pop	{r7, pc}

0800430c <slalomR>:

void slalomR(parameter turnpara,char test_mode,char shortest_mode) {
 800430c:	b084      	sub	sp, #16
 800430e:	b580      	push	{r7, lr}
 8004310:	b082      	sub	sp, #8
 8004312:	af00      	add	r7, sp, #0
 8004314:	f107 0c10 	add.w	ip, r7, #16
 8004318:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	MOTOR_MODE wallmode;
	if (test_mode == 1) {
 800431c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004320:	2b01      	cmp	r3, #1
 8004322:	f040 80c2 	bne.w	80044aa <slalomR+0x19e>
//		highspeed_mode = 1;
//		record_mode = 1;
		test_motor_start(&wallmode);
 8004326:	1d3b      	adds	r3, r7, #4
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff ffc5 	bl	80042b8 <test_motor_start>
		straight_table(BACK_TO_CENTER + 270, 100, turnpara.g_speed, turnpara.g_speed,
 800432e:	edd7 6a04 	vldr	s13, [r7, #16]
 8004332:	ed97 6a04 	vldr	s12, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004336:	ed97 7a04 	vldr	s14, [r7, #16]
 800433a:	edd7 7a04 	vldr	s15, [r7, #16]
 800433e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004342:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004346:	ee27 7a87 	vmul.f32	s14, s15, s14
 800434a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800434e:	eec7 7a25 	vdiv.f32	s15, s14, s11
		straight_table(BACK_TO_CENTER + 270, 100, turnpara.g_speed, turnpara.g_speed,
 8004352:	eddf 5a90 	vldr	s11, [pc, #576]	; 8004594 <slalomR+0x288>
 8004356:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	eeb0 2a47 	vmov.f32	s4, s14
 8004360:	eef0 1a46 	vmov.f32	s3, s12
 8004364:	eeb0 1a66 	vmov.f32	s2, s13
 8004368:	eddf 0a8b 	vldr	s1, [pc, #556]	; 8004598 <slalomR+0x28c>
 800436c:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 800459c <slalomR+0x290>
 8004370:	f7fd fc0a 	bl	8001b88 <straight_table>
		wallmode.WallCutMode=0;
 8004374:	2300      	movs	r3, #0
 8004376:	71fb      	strb	r3, [r7, #7]
		if(shortest_mode==0){
 8004378:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800437c:	2b00      	cmp	r3, #0
 800437e:	d12b      	bne.n	80043d8 <slalomR+0xcc>
			straight_table(MAZE_OFFSET+turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004380:	edd7 7a05 	vldr	s15, [r7, #20]
 8004384:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004388:	ee77 6a87 	vadd.f32	s13, s15, s14
 800438c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004390:	edd7 5a04 	vldr	s11, [r7, #16]
 8004394:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004398:	ed97 7a04 	vldr	s14, [r7, #16]
 800439c:	edd7 7a04 	vldr	s15, [r7, #16]
 80043a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043a4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80043a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80043ac:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 80043b0:	eec7 7a24 	vdiv.f32	s15, s14, s9
			straight_table(MAZE_OFFSET+turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80043b4:	eddf 4a77 	vldr	s9, [pc, #476]	; 8004594 <slalomR+0x288>
 80043b8:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	eeb0 2a47 	vmov.f32	s4, s14
 80043c2:	eef0 1a45 	vmov.f32	s3, s10
 80043c6:	eeb0 1a65 	vmov.f32	s2, s11
 80043ca:	eef0 0a46 	vmov.f32	s1, s12
 80043ce:	eeb0 0a66 	vmov.f32	s0, s13
 80043d2:	f7fd fbd9 	bl	8001b88 <straight_table>
 80043d6:	e026      	b.n	8004426 <slalomR+0x11a>
		}else{
			straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80043d8:	edd7 6a05 	vldr	s13, [r7, #20]
 80043dc:	ed97 6a04 	vldr	s12, [r7, #16]
 80043e0:	edd7 5a04 	vldr	s11, [r7, #16]
 80043e4:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80043e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80043ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80043f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043f4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80043f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80043fc:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004400:	eec7 7a24 	vdiv.f32	s15, s14, s9
			straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004404:	eddf 4a63 	vldr	s9, [pc, #396]	; 8004594 <slalomR+0x288>
 8004408:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	eeb0 2a47 	vmov.f32	s4, s14
 8004412:	eef0 1a45 	vmov.f32	s3, s10
 8004416:	eeb0 1a65 	vmov.f32	s2, s11
 800441a:	eef0 0a46 	vmov.f32	s1, s12
 800441e:	eeb0 0a66 	vmov.f32	s0, s13
 8004422:	f7fd fbb1 	bl	8001b88 <straight_table>
		}

		slalom_table(turnpara.g_speed,90, 0, 0, turnpara.t_speed, turnpara.t_acc);
 8004426:	edd7 7a04 	vldr	s15, [r7, #16]
 800442a:	ed97 7a07 	vldr	s14, [r7, #28]
 800442e:	edd7 6a08 	vldr	s13, [r7, #32]
 8004432:	eef0 2a66 	vmov.f32	s5, s13
 8004436:	eeb0 2a47 	vmov.f32	s4, s14
 800443a:	eddf 1a59 	vldr	s3, [pc, #356]	; 80045a0 <slalomR+0x294>
 800443e:	ed9f 1a58 	vldr	s2, [pc, #352]	; 80045a0 <slalomR+0x294>
 8004442:	eddf 0a54 	vldr	s1, [pc, #336]	; 8004594 <slalomR+0x288>
 8004446:	eeb0 0a67 	vmov.f32	s0, s15
 800444a:	f7fd fd81 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 800444e:	2300      	movs	r3, #0
 8004450:	713b      	strb	r3, [r7, #4]
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004452:	edd7 7a06 	vldr	s15, [r7, #24]
 8004456:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004594 <slalomR+0x288>
 800445a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800445e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004462:	edd7 5a04 	vldr	s11, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004466:	ed97 7a04 	vldr	s14, [r7, #16]
 800446a:	edd7 7a04 	vldr	s15, [r7, #16]
 800446e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004472:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004476:	ee27 7a87 	vmul.f32	s14, s15, s14
 800447a:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 800447e:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004482:	ed9f 5a44 	vldr	s10, [pc, #272]	; 8004594 <slalomR+0x288>
 8004486:	ee87 7a85 	vdiv.f32	s14, s15, s10
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	eeb0 2a47 	vmov.f32	s4, s14
 8004490:	eef0 1a65 	vmov.f32	s3, s11
 8004494:	ed9f 1a42 	vldr	s2, [pc, #264]	; 80045a0 <slalomR+0x294>
 8004498:	eef0 0a46 	vmov.f32	s1, s12
 800449c:	eeb0 0a66 	vmov.f32	s0, s13
 80044a0:	f7fd fb72 	bl	8001b88 <straight_table>

//		record_mode = 0;
		test_motor_stop();
 80044a4:	f7ff ff25 	bl	80042f2 <test_motor_stop>
		wallmode.WallCutMode=0;
				straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);

	}
}
 80044a8:	e06d      	b.n	8004586 <slalomR+0x27a>
		wallmode.WallControlMode=1;
 80044aa:	2301      	movs	r3, #1
 80044ac:	713b      	strb	r3, [r7, #4]
		wallmode.WallControlStatus=0;
 80044ae:	2300      	movs	r3, #0
 80044b0:	717b      	strb	r3, [r7, #5]
		wallmode.WallCutMode=0;
 80044b2:	2300      	movs	r3, #0
 80044b4:	71fb      	strb	r3, [r7, #7]
		wallmode.calMazeMode=0;
 80044b6:	2300      	movs	r3, #0
 80044b8:	71bb      	strb	r3, [r7, #6]
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80044ba:	edd7 6a05 	vldr	s13, [r7, #20]
 80044be:	ed97 6a04 	vldr	s12, [r7, #16]
 80044c2:	edd7 5a04 	vldr	s11, [r7, #16]
 80044c6:	ed97 5a04 	vldr	s10, [r7, #16]
											turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80044ca:	ed97 7a04 	vldr	s14, [r7, #16]
 80044ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80044d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044d6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80044da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80044de:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 80044e2:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80044e6:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8004594 <slalomR+0x288>
 80044ea:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	eeb0 2a47 	vmov.f32	s4, s14
 80044f4:	eef0 1a45 	vmov.f32	s3, s10
 80044f8:	eeb0 1a65 	vmov.f32	s2, s11
 80044fc:	eef0 0a46 	vmov.f32	s1, s12
 8004500:	eeb0 0a66 	vmov.f32	s0, s13
 8004504:	f7fd fb40 	bl	8001b88 <straight_table>
		slalom_table(turnpara.g_speed,90, 0, 0, turnpara.t_speed, turnpara.t_acc);
 8004508:	edd7 7a04 	vldr	s15, [r7, #16]
 800450c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004510:	edd7 6a08 	vldr	s13, [r7, #32]
 8004514:	eef0 2a66 	vmov.f32	s5, s13
 8004518:	eeb0 2a47 	vmov.f32	s4, s14
 800451c:	eddf 1a20 	vldr	s3, [pc, #128]	; 80045a0 <slalomR+0x294>
 8004520:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 80045a0 <slalomR+0x294>
 8004524:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8004594 <slalomR+0x288>
 8004528:	eeb0 0a67 	vmov.f32	s0, s15
 800452c:	f7fd fd10 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004530:	2300      	movs	r3, #0
 8004532:	713b      	strb	r3, [r7, #4]
		wallmode.WallCutMode=0;
 8004534:	2300      	movs	r3, #0
 8004536:	71fb      	strb	r3, [r7, #7]
				straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004538:	edd7 6a06 	vldr	s13, [r7, #24]
 800453c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004540:	edd7 5a04 	vldr	s11, [r7, #16]
 8004544:	ed97 5a04 	vldr	s10, [r7, #16]
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004548:	ed97 7a04 	vldr	s14, [r7, #16]
 800454c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004550:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004554:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004558:	ee27 7a87 	vmul.f32	s14, s15, s14
 800455c:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004560:	eec7 7a24 	vdiv.f32	s15, s14, s9
				straight_table(turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004564:	eddf 4a0b 	vldr	s9, [pc, #44]	; 8004594 <slalomR+0x288>
 8004568:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	eeb0 2a47 	vmov.f32	s4, s14
 8004572:	eef0 1a45 	vmov.f32	s3, s10
 8004576:	eeb0 1a65 	vmov.f32	s2, s11
 800457a:	eef0 0a46 	vmov.f32	s1, s12
 800457e:	eeb0 0a66 	vmov.f32	s0, s13
 8004582:	f7fd fb01 	bl	8001b88 <straight_table>
}
 8004586:	bf00      	nop
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004590:	b004      	add	sp, #16
 8004592:	4770      	bx	lr
 8004594:	42b40000 	.word	0x42b40000
 8004598:	42c80000 	.word	0x42c80000
 800459c:	43964000 	.word	0x43964000
 80045a0:	00000000 	.word	0x00000000

080045a4 <slalomL>:

void slalomL(parameter turnpara,char test_mode,char shortest_mode) {
 80045a4:	b084      	sub	sp, #16
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b082      	sub	sp, #8
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	f107 0c10 	add.w	ip, r7, #16
 80045b0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	MOTOR_MODE wallmode;
	if (test_mode == 1) {
 80045b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	f040 80c6 	bne.w	800474a <slalomL+0x1a6>
//		highspeed_mode = 1;
//		record_mode = 1;
		test_motor_start(&wallmode);
 80045be:	1d3b      	adds	r3, r7, #4
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff fe79 	bl	80042b8 <test_motor_start>
		straight_table(BACK_TO_CENTER + 270, 100, turnpara.g_speed, turnpara.g_speed,
 80045c6:	edd7 6a04 	vldr	s13, [r7, #16]
 80045ca:	ed97 6a04 	vldr	s12, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80045ce:	ed97 7a04 	vldr	s14, [r7, #16]
 80045d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80045d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045da:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80045de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80045e2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80045e6:	eec7 7a25 	vdiv.f32	s15, s14, s11
		straight_table(BACK_TO_CENTER + 270, 100, turnpara.g_speed, turnpara.g_speed,
 80045ea:	eddf 5a92 	vldr	s11, [pc, #584]	; 8004834 <slalomL+0x290>
 80045ee:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	eeb0 2a47 	vmov.f32	s4, s14
 80045f8:	eef0 1a46 	vmov.f32	s3, s12
 80045fc:	eeb0 1a66 	vmov.f32	s2, s13
 8004600:	eddf 0a8d 	vldr	s1, [pc, #564]	; 8004838 <slalomL+0x294>
 8004604:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 800483c <slalomL+0x298>
 8004608:	f7fd fabe 	bl	8001b88 <straight_table>
		wallmode.WallCutMode=0;
 800460c:	2300      	movs	r3, #0
 800460e:	71fb      	strb	r3, [r7, #7]
		if(shortest_mode==0){
 8004610:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004614:	2b00      	cmp	r3, #0
 8004616:	d12b      	bne.n	8004670 <slalomL+0xcc>
			straight_table(MAZE_OFFSET+turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004618:	edd7 7a05 	vldr	s15, [r7, #20]
 800461c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004620:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004624:	ed97 6a04 	vldr	s12, [r7, #16]
 8004628:	edd7 5a04 	vldr	s11, [r7, #16]
 800462c:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004630:	ed97 7a04 	vldr	s14, [r7, #16]
 8004634:	edd7 7a04 	vldr	s15, [r7, #16]
 8004638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004640:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004644:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004648:	eec7 7a24 	vdiv.f32	s15, s14, s9
			straight_table(MAZE_OFFSET+turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 800464c:	eddf 4a79 	vldr	s9, [pc, #484]	; 8004834 <slalomL+0x290>
 8004650:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	eeb0 2a47 	vmov.f32	s4, s14
 800465a:	eef0 1a45 	vmov.f32	s3, s10
 800465e:	eeb0 1a65 	vmov.f32	s2, s11
 8004662:	eef0 0a46 	vmov.f32	s1, s12
 8004666:	eeb0 0a66 	vmov.f32	s0, s13
 800466a:	f7fd fa8d 	bl	8001b88 <straight_table>
 800466e:	e026      	b.n	80046be <slalomL+0x11a>
		}else{
			straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004670:	edd7 6a05 	vldr	s13, [r7, #20]
 8004674:	ed97 6a04 	vldr	s12, [r7, #16]
 8004678:	edd7 5a04 	vldr	s11, [r7, #16]
 800467c:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004680:	ed97 7a04 	vldr	s14, [r7, #16]
 8004684:	edd7 7a04 	vldr	s15, [r7, #16]
 8004688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004690:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004694:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004698:	eec7 7a24 	vdiv.f32	s15, s14, s9
			straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 800469c:	eddf 4a65 	vldr	s9, [pc, #404]	; 8004834 <slalomL+0x290>
 80046a0:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	eeb0 2a47 	vmov.f32	s4, s14
 80046aa:	eef0 1a45 	vmov.f32	s3, s10
 80046ae:	eeb0 1a65 	vmov.f32	s2, s11
 80046b2:	eef0 0a46 	vmov.f32	s1, s12
 80046b6:	eeb0 0a66 	vmov.f32	s0, s13
 80046ba:	f7fd fa65 	bl	8001b88 <straight_table>
		}

		slalom_table(turnpara.g_speed,-90, 0, 0, -turnpara.t_speed, turnpara.t_acc);
 80046be:	ed97 7a04 	vldr	s14, [r7, #16]
 80046c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80046c6:	eef1 7a67 	vneg.f32	s15, s15
 80046ca:	edd7 6a08 	vldr	s13, [r7, #32]
 80046ce:	eef0 2a66 	vmov.f32	s5, s13
 80046d2:	eeb0 2a67 	vmov.f32	s4, s15
 80046d6:	eddf 1a5a 	vldr	s3, [pc, #360]	; 8004840 <slalomL+0x29c>
 80046da:	ed9f 1a59 	vldr	s2, [pc, #356]	; 8004840 <slalomL+0x29c>
 80046de:	eddf 0a59 	vldr	s1, [pc, #356]	; 8004844 <slalomL+0x2a0>
 80046e2:	eeb0 0a47 	vmov.f32	s0, s14
 80046e6:	f7fd fc33 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 80046ea:	2300      	movs	r3, #0
 80046ec:	713b      	strb	r3, [r7, #4]
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80046ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80046f2:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8004834 <slalomL+0x290>
 80046f6:	ee77 6a87 	vadd.f32	s13, s15, s14
 80046fa:	ed97 6a04 	vldr	s12, [r7, #16]
 80046fe:	edd7 5a04 	vldr	s11, [r7, #16]
 8004702:	ed97 5a04 	vldr	s10, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004706:	ed97 7a04 	vldr	s14, [r7, #16]
 800470a:	edd7 7a04 	vldr	s15, [r7, #16]
 800470e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004712:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004716:	ee27 7a87 	vmul.f32	s14, s15, s14
 800471a:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 800471e:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(90 + turnpara.e_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004722:	eddf 4a44 	vldr	s9, [pc, #272]	; 8004834 <slalomL+0x290>
 8004726:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	eeb0 2a47 	vmov.f32	s4, s14
 8004730:	eef0 1a45 	vmov.f32	s3, s10
 8004734:	eeb0 1a65 	vmov.f32	s2, s11
 8004738:	eef0 0a46 	vmov.f32	s1, s12
 800473c:	eeb0 0a66 	vmov.f32	s0, s13
 8004740:	f7fd fa22 	bl	8001b88 <straight_table>

//		record_mode = 0;
		test_motor_stop();
 8004744:	f7ff fdd5 	bl	80042f2 <test_motor_stop>
		wallmode.WallCutMode=0;
				straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);

	}
}
 8004748:	e06d      	b.n	8004826 <slalomL+0x282>
		wallmode.WallControlMode=1;
 800474a:	2301      	movs	r3, #1
 800474c:	713b      	strb	r3, [r7, #4]
		wallmode.WallControlStatus=0;
 800474e:	2300      	movs	r3, #0
 8004750:	717b      	strb	r3, [r7, #5]
		wallmode.WallCutMode=0;
 8004752:	2300      	movs	r3, #0
 8004754:	71fb      	strb	r3, [r7, #7]
		wallmode.calMazeMode=0;
 8004756:	2300      	movs	r3, #0
 8004758:	71bb      	strb	r3, [r7, #6]
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 800475a:	edd7 6a05 	vldr	s13, [r7, #20]
 800475e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004762:	edd7 5a04 	vldr	s11, [r7, #16]
 8004766:	ed97 5a04 	vldr	s10, [r7, #16]
											turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 800476a:	ed97 7a04 	vldr	s14, [r7, #16]
 800476e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004776:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800477a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800477e:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004782:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004786:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8004834 <slalomL+0x290>
 800478a:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	eeb0 2a47 	vmov.f32	s4, s14
 8004794:	eef0 1a45 	vmov.f32	s3, s10
 8004798:	eeb0 1a65 	vmov.f32	s2, s11
 800479c:	eef0 0a46 	vmov.f32	s1, s12
 80047a0:	eeb0 0a66 	vmov.f32	s0, s13
 80047a4:	f7fd f9f0 	bl	8001b88 <straight_table>
		slalom_table(turnpara.g_speed,-90, 0, 0, -turnpara.t_speed, turnpara.t_acc);
 80047a8:	ed97 7a04 	vldr	s14, [r7, #16]
 80047ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80047b0:	eef1 7a67 	vneg.f32	s15, s15
 80047b4:	edd7 6a08 	vldr	s13, [r7, #32]
 80047b8:	eef0 2a66 	vmov.f32	s5, s13
 80047bc:	eeb0 2a67 	vmov.f32	s4, s15
 80047c0:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8004840 <slalomL+0x29c>
 80047c4:	ed9f 1a1e 	vldr	s2, [pc, #120]	; 8004840 <slalomL+0x29c>
 80047c8:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8004844 <slalomL+0x2a0>
 80047cc:	eeb0 0a47 	vmov.f32	s0, s14
 80047d0:	f7fd fbbe 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	713b      	strb	r3, [r7, #4]
		wallmode.WallCutMode=0;
 80047d8:	2300      	movs	r3, #0
 80047da:	71fb      	strb	r3, [r7, #7]
				straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80047dc:	edd7 6a06 	vldr	s13, [r7, #24]
 80047e0:	ed97 6a04 	vldr	s12, [r7, #16]
 80047e4:	edd7 5a04 	vldr	s11, [r7, #16]
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80047e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80047ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80047f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f4:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80047f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80047fc:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8004800:	eec7 7a05 	vdiv.f32	s15, s14, s10
				straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004804:	ed9f 5a0b 	vldr	s10, [pc, #44]	; 8004834 <slalomL+0x290>
 8004808:	ee87 7a85 	vdiv.f32	s14, s15, s10
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	eeb0 2a47 	vmov.f32	s4, s14
 8004812:	eef0 1a65 	vmov.f32	s3, s11
 8004816:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8004840 <slalomL+0x29c>
 800481a:	eef0 0a46 	vmov.f32	s1, s12
 800481e:	eeb0 0a66 	vmov.f32	s0, s13
 8004822:	f7fd f9b1 	bl	8001b88 <straight_table>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004830:	b004      	add	sp, #16
 8004832:	4770      	bx	lr
 8004834:	42b40000 	.word	0x42b40000
 8004838:	42c80000 	.word	0x42c80000
 800483c:	43964000 	.word	0x43964000
 8004840:	00000000 	.word	0x00000000
 8004844:	c2b40000 	.word	0xc2b40000

08004848 <turn90R>:



void turn90R(parameter turnpara, char test_mode) {
 8004848:	b084      	sub	sp, #16
 800484a:	b580      	push	{r7, lr}
 800484c:	b082      	sub	sp, #8
 800484e:	af00      	add	r7, sp, #0
 8004850:	f107 0c10 	add.w	ip, r7, #16
 8004854:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	MOTOR_MODE wallmode;
	if (test_mode == 1) {
 8004858:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800485c:	2b01      	cmp	r3, #1
 800485e:	f040 8092 	bne.w	8004986 <turn90R+0x13e>
//		highspeed_mode = 1;
//		record_mode = 1;
		test_motor_start(&wallmode);
 8004862:	1d3b      	adds	r3, r7, #4
 8004864:	4618      	mov	r0, r3
 8004866:	f7ff fd27 	bl	80042b8 <test_motor_start>
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 800486a:	edd7 6a04 	vldr	s13, [r7, #16]
 800486e:	ed97 6a04 	vldr	s12, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004872:	ed97 7a04 	vldr	s14, [r7, #16]
 8004876:	edd7 7a04 	vldr	s15, [r7, #16]
 800487a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004882:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004886:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800488a:	eec7 7a25 	vdiv.f32	s15, s14, s11
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 800488e:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004a6c <turn90R+0x224>
 8004892:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	eeb0 2a47 	vmov.f32	s4, s14
 800489c:	eef0 1a46 	vmov.f32	s3, s12
 80048a0:	eeb0 1a66 	vmov.f32	s2, s13
 80048a4:	eddf 0a72 	vldr	s1, [pc, #456]	; 8004a70 <turn90R+0x228>
 80048a8:	ed9f 0a72 	vldr	s0, [pc, #456]	; 8004a74 <turn90R+0x22c>
 80048ac:	f7fd f96c 	bl	8001b88 <straight_table>
		wallmode.WallCutMode=1;
 80048b0:	2301      	movs	r3, #1
 80048b2:	71fb      	strb	r3, [r7, #7]

		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80048b4:	edd7 6a05 	vldr	s13, [r7, #20]
 80048b8:	ed97 6a04 	vldr	s12, [r7, #16]
 80048bc:	edd7 5a04 	vldr	s11, [r7, #16]
 80048c0:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80048c4:	ed97 7a04 	vldr	s14, [r7, #16]
 80048c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80048cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048d0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80048d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80048d8:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 80048dc:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80048e0:	eddf 4a62 	vldr	s9, [pc, #392]	; 8004a6c <turn90R+0x224>
 80048e4:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	eeb0 2a47 	vmov.f32	s4, s14
 80048ee:	eef0 1a45 	vmov.f32	s3, s10
 80048f2:	eeb0 1a65 	vmov.f32	s2, s11
 80048f6:	eef0 0a46 	vmov.f32	s1, s12
 80048fa:	eeb0 0a66 	vmov.f32	s0, s13
 80048fe:	f7fd f943 	bl	8001b88 <straight_table>

		slalom_table(turnpara.g_speed,90, 0, 0, turnpara.t_speed, turnpara.t_acc);
 8004902:	edd7 7a04 	vldr	s15, [r7, #16]
 8004906:	ed97 7a07 	vldr	s14, [r7, #28]
 800490a:	edd7 6a08 	vldr	s13, [r7, #32]
 800490e:	eef0 2a66 	vmov.f32	s5, s13
 8004912:	eeb0 2a47 	vmov.f32	s4, s14
 8004916:	eddf 1a58 	vldr	s3, [pc, #352]	; 8004a78 <turn90R+0x230>
 800491a:	ed9f 1a57 	vldr	s2, [pc, #348]	; 8004a78 <turn90R+0x230>
 800491e:	eddf 0a53 	vldr	s1, [pc, #332]	; 8004a6c <turn90R+0x224>
 8004922:	eeb0 0a67 	vmov.f32	s0, s15
 8004926:	f7fd fb13 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 800492a:	2300      	movs	r3, #0
 800492c:	713b      	strb	r3, [r7, #4]
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 800492e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004932:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8004a7c <turn90R+0x234>
 8004936:	ee77 6a87 	vadd.f32	s13, s15, s14
 800493a:	ed97 6a04 	vldr	s12, [r7, #16]
 800493e:	edd7 5a04 	vldr	s11, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004942:	ed97 7a04 	vldr	s14, [r7, #16]
 8004946:	edd7 7a04 	vldr	s15, [r7, #16]
 800494a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800494e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004952:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004956:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 800495a:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 800495e:	ed9f 5a43 	vldr	s10, [pc, #268]	; 8004a6c <turn90R+0x224>
 8004962:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	eeb0 2a47 	vmov.f32	s4, s14
 800496c:	eef0 1a65 	vmov.f32	s3, s11
 8004970:	ed9f 1a41 	vldr	s2, [pc, #260]	; 8004a78 <turn90R+0x230>
 8004974:	eef0 0a46 	vmov.f32	s1, s12
 8004978:	eeb0 0a66 	vmov.f32	s0, s13
 800497c:	f7fd f904 	bl	8001b88 <straight_table>

//		record_mode = 0;
		test_motor_stop();
 8004980:	f7ff fcb7 	bl	80042f2 <test_motor_stop>
		wallmode.WallCutMode=0;
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);

	}
}
 8004984:	e06b      	b.n	8004a5e <turn90R+0x216>
		wallmode.WallControlMode=1;
 8004986:	2301      	movs	r3, #1
 8004988:	713b      	strb	r3, [r7, #4]
		wallmode.WallControlStatus=0;
 800498a:	2300      	movs	r3, #0
 800498c:	717b      	strb	r3, [r7, #5]
		wallmode.WallCutMode=1;
 800498e:	2301      	movs	r3, #1
 8004990:	71fb      	strb	r3, [r7, #7]
		wallmode.calMazeMode=0;
 8004992:	2300      	movs	r3, #0
 8004994:	71bb      	strb	r3, [r7, #6]
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004996:	edd7 6a05 	vldr	s13, [r7, #20]
 800499a:	ed97 6a04 	vldr	s12, [r7, #16]
 800499e:	edd7 5a04 	vldr	s11, [r7, #16]
 80049a2:	ed97 5a04 	vldr	s10, [r7, #16]
											turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80049a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80049aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80049ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80049b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049ba:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 80049be:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 80049c2:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8004a6c <turn90R+0x224>
 80049c6:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	eeb0 2a47 	vmov.f32	s4, s14
 80049d0:	eef0 1a45 	vmov.f32	s3, s10
 80049d4:	eeb0 1a65 	vmov.f32	s2, s11
 80049d8:	eef0 0a46 	vmov.f32	s1, s12
 80049dc:	eeb0 0a66 	vmov.f32	s0, s13
 80049e0:	f7fd f8d2 	bl	8001b88 <straight_table>
		slalom_table(turnpara.g_speed,90, 0, 0, turnpara.t_speed, turnpara.t_acc);
 80049e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80049e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80049ec:	edd7 6a08 	vldr	s13, [r7, #32]
 80049f0:	eef0 2a66 	vmov.f32	s5, s13
 80049f4:	eeb0 2a47 	vmov.f32	s4, s14
 80049f8:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8004a78 <turn90R+0x230>
 80049fc:	ed9f 1a1e 	vldr	s2, [pc, #120]	; 8004a78 <turn90R+0x230>
 8004a00:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8004a6c <turn90R+0x224>
 8004a04:	eeb0 0a67 	vmov.f32	s0, s15
 8004a08:	f7fd faa2 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	713b      	strb	r3, [r7, #4]
		wallmode.WallCutMode=0;
 8004a10:	2300      	movs	r3, #0
 8004a12:	71fb      	strb	r3, [r7, #7]
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004a14:	edd7 6a06 	vldr	s13, [r7, #24]
 8004a18:	ed97 6a04 	vldr	s12, [r7, #16]
 8004a1c:	edd7 5a04 	vldr	s11, [r7, #16]
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004a20:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a24:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a2c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004a30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004a34:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8004a38:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004a3c:	ed9f 5a0b 	vldr	s10, [pc, #44]	; 8004a6c <turn90R+0x224>
 8004a40:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	eeb0 2a47 	vmov.f32	s4, s14
 8004a4a:	eef0 1a65 	vmov.f32	s3, s11
 8004a4e:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8004a78 <turn90R+0x230>
 8004a52:	eef0 0a46 	vmov.f32	s1, s12
 8004a56:	eeb0 0a66 	vmov.f32	s0, s13
 8004a5a:	f7fd f895 	bl	8001b88 <straight_table>
}
 8004a5e:	bf00      	nop
 8004a60:	3708      	adds	r7, #8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a68:	b004      	add	sp, #16
 8004a6a:	4770      	bx	lr
 8004a6c:	42b40000 	.word	0x42b40000
 8004a70:	42c80000 	.word	0x42c80000
 8004a74:	43528000 	.word	0x43528000
 8004a78:	00000000 	.word	0x00000000
 8004a7c:	43340000 	.word	0x43340000

08004a80 <turn90L>:

void turn90L(parameter turnpara, char test_mode) {
 8004a80:	b084      	sub	sp, #16
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	f107 0c10 	add.w	ip, r7, #16
 8004a8c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	MOTOR_MODE wallmode;
	if (test_mode == 1) {
 8004a90:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	f040 8094 	bne.w	8004bc2 <turn90L+0x142>
//		highspeed_mode = 1;
//		record_mode = 1;
		test_motor_start(&wallmode);
 8004a9a:	1d3b      	adds	r3, r7, #4
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff fc0b 	bl	80042b8 <test_motor_start>
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 8004aa2:	edd7 6a04 	vldr	s13, [r7, #16]
 8004aa6:	ed97 6a04 	vldr	s12, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004aaa:	ed97 7a04 	vldr	s14, [r7, #16]
 8004aae:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004aba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004abe:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8004ac2:	eec7 7a25 	vdiv.f32	s15, s14, s11
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 8004ac6:	eddf 5a79 	vldr	s11, [pc, #484]	; 8004cac <turn90L+0x22c>
 8004aca:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	eeb0 2a47 	vmov.f32	s4, s14
 8004ad4:	eef0 1a46 	vmov.f32	s3, s12
 8004ad8:	eeb0 1a66 	vmov.f32	s2, s13
 8004adc:	eddf 0a74 	vldr	s1, [pc, #464]	; 8004cb0 <turn90L+0x230>
 8004ae0:	ed9f 0a74 	vldr	s0, [pc, #464]	; 8004cb4 <turn90L+0x234>
 8004ae4:	f7fd f850 	bl	8001b88 <straight_table>
		wallmode.WallCutMode=1;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	71fb      	strb	r3, [r7, #7]

		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004aec:	edd7 6a05 	vldr	s13, [r7, #20]
 8004af0:	ed97 6a04 	vldr	s12, [r7, #16]
 8004af4:	edd7 5a04 	vldr	s11, [r7, #16]
 8004af8:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004afc:	ed97 7a04 	vldr	s14, [r7, #16]
 8004b00:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b08:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004b0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b10:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004b14:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004b18:	eddf 4a64 	vldr	s9, [pc, #400]	; 8004cac <turn90L+0x22c>
 8004b1c:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	eeb0 2a47 	vmov.f32	s4, s14
 8004b26:	eef0 1a45 	vmov.f32	s3, s10
 8004b2a:	eeb0 1a65 	vmov.f32	s2, s11
 8004b2e:	eef0 0a46 	vmov.f32	s1, s12
 8004b32:	eeb0 0a66 	vmov.f32	s0, s13
 8004b36:	f7fd f827 	bl	8001b88 <straight_table>

		slalom_table(turnpara.g_speed,-90, 0, 0, -turnpara.t_speed, turnpara.t_acc);
 8004b3a:	ed97 7a04 	vldr	s14, [r7, #16]
 8004b3e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b42:	eef1 7a67 	vneg.f32	s15, s15
 8004b46:	edd7 6a08 	vldr	s13, [r7, #32]
 8004b4a:	eef0 2a66 	vmov.f32	s5, s13
 8004b4e:	eeb0 2a67 	vmov.f32	s4, s15
 8004b52:	eddf 1a59 	vldr	s3, [pc, #356]	; 8004cb8 <turn90L+0x238>
 8004b56:	ed9f 1a58 	vldr	s2, [pc, #352]	; 8004cb8 <turn90L+0x238>
 8004b5a:	eddf 0a58 	vldr	s1, [pc, #352]	; 8004cbc <turn90L+0x23c>
 8004b5e:	eeb0 0a47 	vmov.f32	s0, s14
 8004b62:	f7fd f9f5 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004b66:	2300      	movs	r3, #0
 8004b68:	713b      	strb	r3, [r7, #4]
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004b6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b6e:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8004cc0 <turn90L+0x240>
 8004b72:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004b76:	ed97 6a04 	vldr	s12, [r7, #16]
 8004b7a:	edd7 5a04 	vldr	s11, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004b7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004b82:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004b8e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b92:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8004b96:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004b9a:	ed9f 5a44 	vldr	s10, [pc, #272]	; 8004cac <turn90L+0x22c>
 8004b9e:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	eeb0 2a47 	vmov.f32	s4, s14
 8004ba8:	eef0 1a65 	vmov.f32	s3, s11
 8004bac:	ed9f 1a42 	vldr	s2, [pc, #264]	; 8004cb8 <turn90L+0x238>
 8004bb0:	eef0 0a46 	vmov.f32	s1, s12
 8004bb4:	eeb0 0a66 	vmov.f32	s0, s13
 8004bb8:	f7fc ffe6 	bl	8001b88 <straight_table>

//		record_mode = 0;
		test_motor_stop();
 8004bbc:	f7ff fb99 	bl	80042f2 <test_motor_stop>
		wallmode.WallCutMode=0;
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);

	}
}
 8004bc0:	e06d      	b.n	8004c9e <turn90L+0x21e>
		wallmode.WallControlMode=1;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	713b      	strb	r3, [r7, #4]
		wallmode.WallControlStatus=0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	717b      	strb	r3, [r7, #5]
		wallmode.WallCutMode=1;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	71fb      	strb	r3, [r7, #7]
		wallmode.calMazeMode=0;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	71bb      	strb	r3, [r7, #6]
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004bd2:	edd7 6a05 	vldr	s13, [r7, #20]
 8004bd6:	ed97 6a04 	vldr	s12, [r7, #16]
 8004bda:	edd7 5a04 	vldr	s11, [r7, #16]
 8004bde:	ed97 5a04 	vldr	s10, [r7, #16]
											turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004be2:	ed97 7a04 	vldr	s14, [r7, #16]
 8004be6:	edd7 7a04 	vldr	s15, [r7, #16]
 8004bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bee:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004bf2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004bf6:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004bfa:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004bfe:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8004cac <turn90L+0x22c>
 8004c02:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	eeb0 2a47 	vmov.f32	s4, s14
 8004c0c:	eef0 1a45 	vmov.f32	s3, s10
 8004c10:	eeb0 1a65 	vmov.f32	s2, s11
 8004c14:	eef0 0a46 	vmov.f32	s1, s12
 8004c18:	eeb0 0a66 	vmov.f32	s0, s13
 8004c1c:	f7fc ffb4 	bl	8001b88 <straight_table>
		slalom_table(turnpara.g_speed,-90, 0, 0, -turnpara.t_speed, turnpara.t_acc);
 8004c20:	ed97 7a04 	vldr	s14, [r7, #16]
 8004c24:	edd7 7a07 	vldr	s15, [r7, #28]
 8004c28:	eef1 7a67 	vneg.f32	s15, s15
 8004c2c:	edd7 6a08 	vldr	s13, [r7, #32]
 8004c30:	eef0 2a66 	vmov.f32	s5, s13
 8004c34:	eeb0 2a67 	vmov.f32	s4, s15
 8004c38:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8004cb8 <turn90L+0x238>
 8004c3c:	ed9f 1a1e 	vldr	s2, [pc, #120]	; 8004cb8 <turn90L+0x238>
 8004c40:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8004cbc <turn90L+0x23c>
 8004c44:	eeb0 0a47 	vmov.f32	s0, s14
 8004c48:	f7fd f982 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	713b      	strb	r3, [r7, #4]
		wallmode.WallCutMode=0;
 8004c50:	2300      	movs	r3, #0
 8004c52:	71fb      	strb	r3, [r7, #7]
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004c54:	edd7 6a06 	vldr	s13, [r7, #24]
 8004c58:	ed97 6a04 	vldr	s12, [r7, #16]
 8004c5c:	edd7 5a04 	vldr	s11, [r7, #16]
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004c60:	ed97 7a04 	vldr	s14, [r7, #16]
 8004c64:	edd7 7a04 	vldr	s15, [r7, #16]
 8004c68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c6c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004c70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004c74:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8004c78:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004c7c:	ed9f 5a0b 	vldr	s10, [pc, #44]	; 8004cac <turn90L+0x22c>
 8004c80:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	eeb0 2a47 	vmov.f32	s4, s14
 8004c8a:	eef0 1a65 	vmov.f32	s3, s11
 8004c8e:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8004cb8 <turn90L+0x238>
 8004c92:	eef0 0a46 	vmov.f32	s1, s12
 8004c96:	eeb0 0a66 	vmov.f32	s0, s13
 8004c9a:	f7fc ff75 	bl	8001b88 <straight_table>
}
 8004c9e:	bf00      	nop
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ca8:	b004      	add	sp, #16
 8004caa:	4770      	bx	lr
 8004cac:	42b40000 	.word	0x42b40000
 8004cb0:	42c80000 	.word	0x42c80000
 8004cb4:	43528000 	.word	0x43528000
 8004cb8:	00000000 	.word	0x00000000
 8004cbc:	c2b40000 	.word	0xc2b40000
 8004cc0:	43340000 	.word	0x43340000

08004cc4 <turn180R>:


void turn180R(parameter turnpara, char test_mode) {
 8004cc4:	b084      	sub	sp, #16
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b082      	sub	sp, #8
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	f107 0c10 	add.w	ip, r7, #16
 8004cd0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	MOTOR_MODE wallmode;
	if (test_mode == 1) {
 8004cd4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	f040 8092 	bne.w	8004e02 <turn180R+0x13e>
//		highspeed_mode = 1;
//		record_mode = 1;
		test_motor_start(&wallmode);
 8004cde:	1d3b      	adds	r3, r7, #4
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7ff fae9 	bl	80042b8 <test_motor_start>
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 8004ce6:	edd7 6a04 	vldr	s13, [r7, #16]
 8004cea:	ed97 6a04 	vldr	s12, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004cee:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cf2:	edd7 7a04 	vldr	s15, [r7, #16]
 8004cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cfa:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004cfe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004d02:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8004d06:	eec7 7a25 	vdiv.f32	s15, s14, s11
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 8004d0a:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004ee8 <turn180R+0x224>
 8004d0e:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	eeb0 2a47 	vmov.f32	s4, s14
 8004d18:	eef0 1a46 	vmov.f32	s3, s12
 8004d1c:	eeb0 1a66 	vmov.f32	s2, s13
 8004d20:	eddf 0a72 	vldr	s1, [pc, #456]	; 8004eec <turn180R+0x228>
 8004d24:	ed9f 0a72 	vldr	s0, [pc, #456]	; 8004ef0 <turn180R+0x22c>
 8004d28:	f7fc ff2e 	bl	8001b88 <straight_table>
		wallmode.WallCutMode=1;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	71fb      	strb	r3, [r7, #7]

		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004d30:	edd7 6a05 	vldr	s13, [r7, #20]
 8004d34:	ed97 6a04 	vldr	s12, [r7, #16]
 8004d38:	edd7 5a04 	vldr	s11, [r7, #16]
 8004d3c:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004d40:	ed97 7a04 	vldr	s14, [r7, #16]
 8004d44:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d4c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004d50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004d54:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004d58:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004d5c:	eddf 4a62 	vldr	s9, [pc, #392]	; 8004ee8 <turn180R+0x224>
 8004d60:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	eeb0 2a47 	vmov.f32	s4, s14
 8004d6a:	eef0 1a45 	vmov.f32	s3, s10
 8004d6e:	eeb0 1a65 	vmov.f32	s2, s11
 8004d72:	eef0 0a46 	vmov.f32	s1, s12
 8004d76:	eeb0 0a66 	vmov.f32	s0, s13
 8004d7a:	f7fc ff05 	bl	8001b88 <straight_table>

		slalom_table(turnpara.g_speed,180, 0, 0, turnpara.t_speed, turnpara.t_acc);
 8004d7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d82:	ed97 7a07 	vldr	s14, [r7, #28]
 8004d86:	edd7 6a08 	vldr	s13, [r7, #32]
 8004d8a:	eef0 2a66 	vmov.f32	s5, s13
 8004d8e:	eeb0 2a47 	vmov.f32	s4, s14
 8004d92:	eddf 1a58 	vldr	s3, [pc, #352]	; 8004ef4 <turn180R+0x230>
 8004d96:	ed9f 1a57 	vldr	s2, [pc, #348]	; 8004ef4 <turn180R+0x230>
 8004d9a:	eddf 0a57 	vldr	s1, [pc, #348]	; 8004ef8 <turn180R+0x234>
 8004d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004da2:	f7fd f8d5 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	713b      	strb	r3, [r7, #4]
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004daa:	edd7 7a06 	vldr	s15, [r7, #24]
 8004dae:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8004ef8 <turn180R+0x234>
 8004db2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004db6:	ed97 6a04 	vldr	s12, [r7, #16]
 8004dba:	edd7 5a04 	vldr	s11, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004dbe:	ed97 7a04 	vldr	s14, [r7, #16]
 8004dc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dca:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004dce:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004dd2:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8004dd6:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004dda:	ed9f 5a43 	vldr	s10, [pc, #268]	; 8004ee8 <turn180R+0x224>
 8004dde:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	eeb0 2a47 	vmov.f32	s4, s14
 8004de8:	eef0 1a65 	vmov.f32	s3, s11
 8004dec:	ed9f 1a41 	vldr	s2, [pc, #260]	; 8004ef4 <turn180R+0x230>
 8004df0:	eef0 0a46 	vmov.f32	s1, s12
 8004df4:	eeb0 0a66 	vmov.f32	s0, s13
 8004df8:	f7fc fec6 	bl	8001b88 <straight_table>

//		record_mode = 0;
		test_motor_stop();
 8004dfc:	f7ff fa79 	bl	80042f2 <test_motor_stop>
		wallmode.WallCutMode=0;
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);

	}
}
 8004e00:	e06b      	b.n	8004eda <turn180R+0x216>
		wallmode.WallControlMode=1;
 8004e02:	2301      	movs	r3, #1
 8004e04:	713b      	strb	r3, [r7, #4]
		wallmode.WallControlStatus=0;
 8004e06:	2300      	movs	r3, #0
 8004e08:	717b      	strb	r3, [r7, #5]
		wallmode.WallCutMode=1;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	71fb      	strb	r3, [r7, #7]
		wallmode.calMazeMode=0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	71bb      	strb	r3, [r7, #6]
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004e12:	edd7 6a05 	vldr	s13, [r7, #20]
 8004e16:	ed97 6a04 	vldr	s12, [r7, #16]
 8004e1a:	edd7 5a04 	vldr	s11, [r7, #16]
 8004e1e:	ed97 5a04 	vldr	s10, [r7, #16]
											turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004e22:	ed97 7a04 	vldr	s14, [r7, #16]
 8004e26:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e2e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004e32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e36:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004e3a:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004e3e:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8004ee8 <turn180R+0x224>
 8004e42:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	eeb0 2a47 	vmov.f32	s4, s14
 8004e4c:	eef0 1a45 	vmov.f32	s3, s10
 8004e50:	eeb0 1a65 	vmov.f32	s2, s11
 8004e54:	eef0 0a46 	vmov.f32	s1, s12
 8004e58:	eeb0 0a66 	vmov.f32	s0, s13
 8004e5c:	f7fc fe94 	bl	8001b88 <straight_table>
		slalom_table(turnpara.g_speed,180, 0, 0, turnpara.t_speed, turnpara.t_acc);
 8004e60:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e64:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e68:	edd7 6a08 	vldr	s13, [r7, #32]
 8004e6c:	eef0 2a66 	vmov.f32	s5, s13
 8004e70:	eeb0 2a47 	vmov.f32	s4, s14
 8004e74:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8004ef4 <turn180R+0x230>
 8004e78:	ed9f 1a1e 	vldr	s2, [pc, #120]	; 8004ef4 <turn180R+0x230>
 8004e7c:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8004ef8 <turn180R+0x234>
 8004e80:	eeb0 0a67 	vmov.f32	s0, s15
 8004e84:	f7fd f864 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	713b      	strb	r3, [r7, #4]
		wallmode.WallCutMode=0;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	71fb      	strb	r3, [r7, #7]
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004e90:	edd7 6a06 	vldr	s13, [r7, #24]
 8004e94:	ed97 6a04 	vldr	s12, [r7, #16]
 8004e98:	edd7 5a04 	vldr	s11, [r7, #16]
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004e9c:	ed97 7a04 	vldr	s14, [r7, #16]
 8004ea0:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ea8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004eac:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004eb0:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8004eb4:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004eb8:	ed9f 5a0b 	vldr	s10, [pc, #44]	; 8004ee8 <turn180R+0x224>
 8004ebc:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	eeb0 2a47 	vmov.f32	s4, s14
 8004ec6:	eef0 1a65 	vmov.f32	s3, s11
 8004eca:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8004ef4 <turn180R+0x230>
 8004ece:	eef0 0a46 	vmov.f32	s1, s12
 8004ed2:	eeb0 0a66 	vmov.f32	s0, s13
 8004ed6:	f7fc fe57 	bl	8001b88 <straight_table>
}
 8004eda:	bf00      	nop
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ee4:	b004      	add	sp, #16
 8004ee6:	4770      	bx	lr
 8004ee8:	42b40000 	.word	0x42b40000
 8004eec:	42c80000 	.word	0x42c80000
 8004ef0:	43528000 	.word	0x43528000
 8004ef4:	00000000 	.word	0x00000000
 8004ef8:	43340000 	.word	0x43340000

08004efc <turn180L>:

void turn180L(parameter turnpara, char test_mode) {
 8004efc:	b084      	sub	sp, #16
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b082      	sub	sp, #8
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	f107 0c10 	add.w	ip, r7, #16
 8004f08:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	MOTOR_MODE wallmode;
	if (test_mode == 1) {
 8004f0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	f040 8094 	bne.w	800503e <turn180L+0x142>
//		highspeed_mode = 1;
//		record_mode = 1;
		test_motor_start(&wallmode);
 8004f16:	1d3b      	adds	r3, r7, #4
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7ff f9cd 	bl	80042b8 <test_motor_start>
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 8004f1e:	edd7 6a04 	vldr	s13, [r7, #16]
 8004f22:	ed97 6a04 	vldr	s12, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004f26:	ed97 7a04 	vldr	s14, [r7, #16]
 8004f2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f32:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004f36:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004f3a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8004f3e:	eec7 7a25 	vdiv.f32	s15, s14, s11
		straight_table(BACK_TO_CENTER + 180, 100, turnpara.g_speed, turnpara.g_speed,
 8004f42:	eddf 5a79 	vldr	s11, [pc, #484]	; 8005128 <turn180L+0x22c>
 8004f46:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	eeb0 2a47 	vmov.f32	s4, s14
 8004f50:	eef0 1a46 	vmov.f32	s3, s12
 8004f54:	eeb0 1a66 	vmov.f32	s2, s13
 8004f58:	eddf 0a74 	vldr	s1, [pc, #464]	; 800512c <turn180L+0x230>
 8004f5c:	ed9f 0a74 	vldr	s0, [pc, #464]	; 8005130 <turn180L+0x234>
 8004f60:	f7fc fe12 	bl	8001b88 <straight_table>
		wallmode.WallCutMode=1;
 8004f64:	2301      	movs	r3, #1
 8004f66:	71fb      	strb	r3, [r7, #7]

		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004f68:	edd7 6a05 	vldr	s13, [r7, #20]
 8004f6c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004f70:	edd7 5a04 	vldr	s11, [r7, #16]
 8004f74:	ed97 5a04 	vldr	s10, [r7, #16]
									turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004f78:	ed97 7a04 	vldr	s14, [r7, #16]
 8004f7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f84:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8004f88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004f8c:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8004f90:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 8004f94:	eddf 4a64 	vldr	s9, [pc, #400]	; 8005128 <turn180L+0x22c>
 8004f98:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	eeb0 2a47 	vmov.f32	s4, s14
 8004fa2:	eef0 1a45 	vmov.f32	s3, s10
 8004fa6:	eeb0 1a65 	vmov.f32	s2, s11
 8004faa:	eef0 0a46 	vmov.f32	s1, s12
 8004fae:	eeb0 0a66 	vmov.f32	s0, s13
 8004fb2:	f7fc fde9 	bl	8001b88 <straight_table>

		slalom_table(turnpara.g_speed,-180, 0, 0, -turnpara.t_speed, turnpara.t_acc);
 8004fb6:	ed97 7a04 	vldr	s14, [r7, #16]
 8004fba:	edd7 7a07 	vldr	s15, [r7, #28]
 8004fbe:	eef1 7a67 	vneg.f32	s15, s15
 8004fc2:	edd7 6a08 	vldr	s13, [r7, #32]
 8004fc6:	eef0 2a66 	vmov.f32	s5, s13
 8004fca:	eeb0 2a67 	vmov.f32	s4, s15
 8004fce:	eddf 1a59 	vldr	s3, [pc, #356]	; 8005134 <turn180L+0x238>
 8004fd2:	ed9f 1a58 	vldr	s2, [pc, #352]	; 8005134 <turn180L+0x238>
 8004fd6:	eddf 0a58 	vldr	s1, [pc, #352]	; 8005138 <turn180L+0x23c>
 8004fda:	eeb0 0a47 	vmov.f32	s0, s14
 8004fde:	f7fc ffb7 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	713b      	strb	r3, [r7, #4]
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8004fe6:	edd7 7a06 	vldr	s15, [r7, #24]
 8004fea:	ed9f 7a54 	vldr	s14, [pc, #336]	; 800513c <turn180L+0x240>
 8004fee:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004ff2:	ed97 6a04 	vldr	s12, [r7, #16]
 8004ff6:	edd7 5a04 	vldr	s11, [r7, #16]
				turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 8004ffa:	ed97 7a04 	vldr	s14, [r7, #16]
 8004ffe:	edd7 7a04 	vldr	s15, [r7, #16]
 8005002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005006:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800500a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800500e:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 8005012:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(180 + turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 8005016:	ed9f 5a44 	vldr	s10, [pc, #272]	; 8005128 <turn180L+0x22c>
 800501a:	ee87 7a85 	vdiv.f32	s14, s15, s10
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	eeb0 2a47 	vmov.f32	s4, s14
 8005024:	eef0 1a65 	vmov.f32	s3, s11
 8005028:	ed9f 1a42 	vldr	s2, [pc, #264]	; 8005134 <turn180L+0x238>
 800502c:	eef0 0a46 	vmov.f32	s1, s12
 8005030:	eeb0 0a66 	vmov.f32	s0, s13
 8005034:	f7fc fda8 	bl	8001b88 <straight_table>

//		record_mode = 0;
		test_motor_stop();
 8005038:	f7ff f95b 	bl	80042f2 <test_motor_stop>
		wallmode.WallCutMode=0;
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);

	}
}
 800503c:	e06d      	b.n	800511a <turn180L+0x21e>
		wallmode.WallControlMode=1;
 800503e:	2301      	movs	r3, #1
 8005040:	713b      	strb	r3, [r7, #4]
		wallmode.WallControlStatus=0;
 8005042:	2300      	movs	r3, #0
 8005044:	717b      	strb	r3, [r7, #5]
		wallmode.WallCutMode=1;
 8005046:	2301      	movs	r3, #1
 8005048:	71fb      	strb	r3, [r7, #7]
		wallmode.calMazeMode=0;
 800504a:	2300      	movs	r3, #0
 800504c:	71bb      	strb	r3, [r7, #6]
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 800504e:	edd7 6a05 	vldr	s13, [r7, #20]
 8005052:	ed97 6a04 	vldr	s12, [r7, #16]
 8005056:	edd7 5a04 	vldr	s11, [r7, #16]
 800505a:	ed97 5a04 	vldr	s10, [r7, #16]
											turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 800505e:	ed97 7a04 	vldr	s14, [r7, #16]
 8005062:	edd7 7a04 	vldr	s15, [r7, #16]
 8005066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800506a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800506e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005072:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 8005076:	eec7 7a24 	vdiv.f32	s15, s14, s9
		straight_table(turnpara.f_ofset, turnpara.g_speed, turnpara.g_speed, turnpara.g_speed,
 800507a:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8005128 <turn180L+0x22c>
 800507e:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	eeb0 2a47 	vmov.f32	s4, s14
 8005088:	eef0 1a45 	vmov.f32	s3, s10
 800508c:	eeb0 1a65 	vmov.f32	s2, s11
 8005090:	eef0 0a46 	vmov.f32	s1, s12
 8005094:	eeb0 0a66 	vmov.f32	s0, s13
 8005098:	f7fc fd76 	bl	8001b88 <straight_table>
		slalom_table(turnpara.g_speed,-180, 0, 0, -turnpara.t_speed, turnpara.t_acc);
 800509c:	ed97 7a04 	vldr	s14, [r7, #16]
 80050a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80050a4:	eef1 7a67 	vneg.f32	s15, s15
 80050a8:	edd7 6a08 	vldr	s13, [r7, #32]
 80050ac:	eef0 2a66 	vmov.f32	s5, s13
 80050b0:	eeb0 2a67 	vmov.f32	s4, s15
 80050b4:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8005134 <turn180L+0x238>
 80050b8:	ed9f 1a1e 	vldr	s2, [pc, #120]	; 8005134 <turn180L+0x238>
 80050bc:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8005138 <turn180L+0x23c>
 80050c0:	eeb0 0a47 	vmov.f32	s0, s14
 80050c4:	f7fc ff44 	bl	8001f50 <slalom_table>
		wallmode.WallControlMode=0;
 80050c8:	2300      	movs	r3, #0
 80050ca:	713b      	strb	r3, [r7, #4]
		wallmode.WallCutMode=0;
 80050cc:	2300      	movs	r3, #0
 80050ce:	71fb      	strb	r3, [r7, #7]
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80050d0:	edd7 6a06 	vldr	s13, [r7, #24]
 80050d4:	ed97 6a04 	vldr	s12, [r7, #16]
 80050d8:	edd7 5a04 	vldr	s11, [r7, #16]
						turnpara.g_speed * turnpara.g_speed * 3 / 2 / 90,wallmode);
 80050dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80050e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80050e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80050ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80050f0:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 80050f4:	eec7 7a05 	vdiv.f32	s15, s14, s10
		straight_table(turnpara.e_ofset, turnpara.g_speed, 0, turnpara.g_speed,
 80050f8:	ed9f 5a0b 	vldr	s10, [pc, #44]	; 8005128 <turn180L+0x22c>
 80050fc:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	eeb0 2a47 	vmov.f32	s4, s14
 8005106:	eef0 1a65 	vmov.f32	s3, s11
 800510a:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8005134 <turn180L+0x238>
 800510e:	eef0 0a46 	vmov.f32	s1, s12
 8005112:	eeb0 0a66 	vmov.f32	s0, s13
 8005116:	f7fc fd37 	bl	8001b88 <straight_table>
}
 800511a:	bf00      	nop
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005124:	b004      	add	sp, #16
 8005126:	4770      	bx	lr
 8005128:	42b40000 	.word	0x42b40000
 800512c:	42c80000 	.word	0x42c80000
 8005130:	43528000 	.word	0x43528000
 8005134:	00000000 	.word	0x00000000
 8005138:	c3340000 	.word	0xc3340000
 800513c:	43340000 	.word	0x43340000

08005140 <testturning>:
	}

}


void testturning(parameter_speed Howspeed,int turnmode,char shortest_mode){
 8005140:	b084      	sub	sp, #16
 8005142:	b580      	push	{r7, lr}
 8005144:	b084      	sub	sp, #16
 8005146:	af04      	add	r7, sp, #16
 8005148:	f107 0c08 	add.w	ip, r7, #8
 800514c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//0=slalomR,1=slalomL,2=90R,3=90L,4=180R,5=180L,6=in45R,7=in45L,8=in135R,9=in135L
	//10=out45R,11=out45L,12=out135R,13=out135L,14=V90R,15=V90L

	if(turnmode==0){slalomR(Howspeed.slalom_R,ON,shortest_mode);}
 8005150:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10b      	bne.n	8005170 <testturning+0x30>
 8005158:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800515c:	9302      	str	r3, [sp, #8]
 800515e:	2301      	movs	r3, #1
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	f107 0308 	add.w	r3, r7, #8
 800516a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800516c:	f7ff f8ce 	bl	800430c <slalomR>
	if(turnmode==1){slalomL(Howspeed.slalom_L,ON,shortest_mode);}
 8005170:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005174:	2b01      	cmp	r3, #1
 8005176:	d10b      	bne.n	8005190 <testturning+0x50>
 8005178:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800517c:	9302      	str	r3, [sp, #8]
 800517e:	2301      	movs	r3, #1
 8005180:	9301      	str	r3, [sp, #4]
 8005182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	f107 031c 	add.w	r3, r7, #28
 800518a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800518c:	f7ff fa0a 	bl	80045a4 <slalomL>
	if(turnmode==2){turn90R(Howspeed.turn90_R,ON);}
 8005190:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005194:	2b02      	cmp	r3, #2
 8005196:	d108      	bne.n	80051aa <testturning+0x6a>
 8005198:	2301      	movs	r3, #1
 800519a:	9301      	str	r3, [sp, #4]
 800519c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800519e:	9300      	str	r3, [sp, #0]
 80051a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051a6:	f7ff fb4f 	bl	8004848 <turn90R>
	if(turnmode==3){turn90L(Howspeed.turn90_L,ON);}
 80051aa:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d108      	bne.n	80051c4 <testturning+0x84>
 80051b2:	2301      	movs	r3, #1
 80051b4:	9301      	str	r3, [sp, #4]
 80051b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051c0:	f7ff fc5e 	bl	8004a80 <turn90L>
	if(turnmode==4){turn180R(Howspeed.turn180_R,ON);}
 80051c4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d108      	bne.n	80051de <testturning+0x9e>
 80051cc:	2301      	movs	r3, #1
 80051ce:	9301      	str	r3, [sp, #4]
 80051d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80051d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051da:	f7ff fd73 	bl	8004cc4 <turn180R>
	if(turnmode==5){turn180L(Howspeed.turn180_L,ON);}
 80051de:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80051e2:	2b05      	cmp	r3, #5
 80051e4:	d108      	bne.n	80051f8 <testturning+0xb8>
 80051e6:	2301      	movs	r3, #1
 80051e8:	9301      	str	r3, [sp, #4]
 80051ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80051f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051f4:	f7ff fe82 	bl	8004efc <turn180L>
//	if(turnmode==12){turn135inL(Howspeed.turn135in_L, CONNECT);turn135outR(Howspeed.turn135out_R,ON);}
//	if(turnmode==13){turn135inR(Howspeed.turn135in_R, CONNECT);turn135outL(Howspeed.turn135out_L,ON);}
//	if(turnmode==14){turn45inL(Howspeed.turn45in_L, CONNECT);V90R(Howspeed.V90_R,ON);}
//	if(turnmode==15){turn45inR(Howspeed.turn45in_R, CONNECT);V90L(Howspeed.V90_L,ON);}

	HAL_Delay(500);
 80051f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80051fc:	f003 fd84 	bl	8008d08 <HAL_Delay>

}
 8005200:	bf00      	nop
 8005202:	46bd      	mov	sp, r7
 8005204:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005208:	b004      	add	sp, #16
 800520a:	4770      	bx	lr

0800520c <AdatiWayReturn>:
//}



void AdatiWayReturn(float input_StraightVelocity, float input_TurningVelocity, float input_StraightAcceleration,
		float input_TurningAcceleration) {
 800520c:	b580      	push	{r7, lr}
 800520e:	b08e      	sub	sp, #56	; 0x38
 8005210:	af04      	add	r7, sp, #16
 8005212:	ed87 0a03 	vstr	s0, [r7, #12]
 8005216:	edc7 0a02 	vstr	s1, [r7, #8]
 800521a:	ed87 1a01 	vstr	s2, [r7, #4]
 800521e:	edc7 1a00 	vstr	s3, [r7]

	unsigned short front_count, right_count, back_count, left_count;
	float v_e,v_ea;
//
	x=0;
 8005222:	4b5f      	ldr	r3, [pc, #380]	; (80053a0 <AdatiWayReturn+0x194>)
 8005224:	2200      	movs	r2, #0
 8005226:	601a      	str	r2, [r3, #0]
	y=0;
 8005228:	4b5e      	ldr	r3, [pc, #376]	; (80053a4 <AdatiWayReturn+0x198>)
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]
	direction=1;
 800522e:	4b5e      	ldr	r3, [pc, #376]	; (80053a8 <AdatiWayReturn+0x19c>)
 8005230:	2201      	movs	r2, #1
 8005232:	601a      	str	r2, [r3, #0]
//	maze_mode = 1;

	MOTOR_MODE mode;
	mode.WallControlMode=1;
 8005234:	2301      	movs	r3, #1
 8005236:	753b      	strb	r3, [r7, #20]
	mode.WallControlStatus=0;
 8005238:	2300      	movs	r3, #0
 800523a:	757b      	strb	r3, [r7, #21]
	mode.WallCutMode=0;
 800523c:	2300      	movs	r3, #0
 800523e:	75fb      	strb	r3, [r7, #23]
	mode.calMazeMode=0;
 8005240:	2300      	movs	r3, #0
 8005242:	75bb      	strb	r3, [r7, #22]
	pl_motor_standby(1);
 8005244:	2001      	movs	r0, #1
 8005246:	f7fd fa1f 	bl	8002688 <pl_motor_standby>
	HAL_Delay(500);
 800524a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800524e:	f003 fd5b 	bl	8008d08 <HAL_Delay>

	front_wall=((int)((float)(g_sensor_mean[0]+g_sensor_mean[3])/2) >= F_PRESENCE);
 8005252:	4b56      	ldr	r3, [pc, #344]	; (80053ac <AdatiWayReturn+0x1a0>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4b55      	ldr	r3, [pc, #340]	; (80053ac <AdatiWayReturn+0x1a0>)
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	4413      	add	r3, r2
 800525c:	ee07 3a90 	vmov	s15, r3
 8005260:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005264:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005268:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800526c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005270:	ee17 3a90 	vmov	r3, s15
 8005274:	2b2c      	cmp	r3, #44	; 0x2c
 8005276:	bfcc      	ite	gt
 8005278:	2301      	movgt	r3, #1
 800527a:	2300      	movle	r3, #0
 800527c:	b2da      	uxtb	r2, r3
 800527e:	4b4c      	ldr	r3, [pc, #304]	; (80053b0 <AdatiWayReturn+0x1a4>)
 8005280:	701a      	strb	r2, [r3, #0]
	right_wall=(g_sensor_mean[2] >= R_PRESENCE);
 8005282:	4b4a      	ldr	r3, [pc, #296]	; (80053ac <AdatiWayReturn+0x1a0>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2b63      	cmp	r3, #99	; 0x63
 8005288:	bfcc      	ite	gt
 800528a:	2301      	movgt	r3, #1
 800528c:	2300      	movle	r3, #0
 800528e:	b2da      	uxtb	r2, r3
 8005290:	4b48      	ldr	r3, [pc, #288]	; (80053b4 <AdatiWayReturn+0x1a8>)
 8005292:	701a      	strb	r2, [r3, #0]
	left_wall=(g_sensor_mean[1] >= L_PRESENCE);
 8005294:	4b45      	ldr	r3, [pc, #276]	; (80053ac <AdatiWayReturn+0x1a0>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b63      	cmp	r3, #99	; 0x63
 800529a:	bfcc      	ite	gt
 800529c:	2301      	movgt	r3, #1
 800529e:	2300      	movle	r3, #0
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	4b45      	ldr	r3, [pc, #276]	; (80053b8 <AdatiWayReturn+0x1ac>)
 80052a4:	701a      	strb	r2, [r3, #0]

	maze_maker();
 80052a6:	f001 f993 	bl	80065d0 <maze_maker>

	HAL_Delay(100);
 80052aa:	2064      	movs	r0, #100	; 0x64
 80052ac:	f003 fd2c 	bl	8008d08 <HAL_Delay>

	pl_motor_start();
 80052b0:	f7fd fa54 	bl	800275c <pl_motor_start>
	v_e=straight_table(90+BACK_TO_CENTER, 120,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 80052b4:	6978      	ldr	r0, [r7, #20]
 80052b6:	ed97 2a01 	vldr	s4, [r7, #4]
 80052ba:	edd7 1a03 	vldr	s3, [r7, #12]
 80052be:	ed97 1a03 	vldr	s2, [r7, #12]
 80052c2:	eddf 0a3e 	vldr	s1, [pc, #248]	; 80053bc <AdatiWayReturn+0x1b0>
 80052c6:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 80053c0 <AdatiWayReturn+0x1b4>
 80052ca:	f7fc fc5d 	bl	8001b88 <straight_table>
 80052ce:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	while (1) {

		update_coordinate();
 80052d2:	f000 fd95 	bl	8005e00 <update_coordinate>

		front_wall=((int)((float)(g_sensor_mean[0]+g_sensor_mean[3])/2) >= F_PRESENCE);
 80052d6:	4b35      	ldr	r3, [pc, #212]	; (80053ac <AdatiWayReturn+0x1a0>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4b34      	ldr	r3, [pc, #208]	; (80053ac <AdatiWayReturn+0x1a0>)
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	4413      	add	r3, r2
 80052e0:	ee07 3a90 	vmov	s15, r3
 80052e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052e8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80052ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80052f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052f4:	ee17 3a90 	vmov	r3, s15
 80052f8:	2b2c      	cmp	r3, #44	; 0x2c
 80052fa:	bfcc      	ite	gt
 80052fc:	2301      	movgt	r3, #1
 80052fe:	2300      	movle	r3, #0
 8005300:	b2da      	uxtb	r2, r3
 8005302:	4b2b      	ldr	r3, [pc, #172]	; (80053b0 <AdatiWayReturn+0x1a4>)
 8005304:	701a      	strb	r2, [r3, #0]
		right_wall=(g_sensor_mean[2] >= R_PRESENCE);
 8005306:	4b29      	ldr	r3, [pc, #164]	; (80053ac <AdatiWayReturn+0x1a0>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b63      	cmp	r3, #99	; 0x63
 800530c:	bfcc      	ite	gt
 800530e:	2301      	movgt	r3, #1
 8005310:	2300      	movle	r3, #0
 8005312:	b2da      	uxtb	r2, r3
 8005314:	4b27      	ldr	r3, [pc, #156]	; (80053b4 <AdatiWayReturn+0x1a8>)
 8005316:	701a      	strb	r2, [r3, #0]
		left_wall=(g_sensor_mean[1] >= L_PRESENCE);
 8005318:	4b24      	ldr	r3, [pc, #144]	; (80053ac <AdatiWayReturn+0x1a0>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b63      	cmp	r3, #99	; 0x63
 800531e:	bfcc      	ite	gt
 8005320:	2301      	movgt	r3, #1
 8005322:	2300      	movle	r3, #0
 8005324:	b2da      	uxtb	r2, r3
 8005326:	4b24      	ldr	r3, [pc, #144]	; (80053b8 <AdatiWayReturn+0x1ac>)
 8005328:	701a      	strb	r2, [r3, #0]
		mode.WallControlMode=1;
 800532a:	2301      	movs	r3, #1
 800532c:	753b      	strb	r3, [r7, #20]
		mode.calMazeMode=1;
 800532e:	2301      	movs	r3, #1
 8005330:	75bb      	strb	r3, [r7, #22]
		mode.WallCutMode=0;
 8005332:	2300      	movs	r3, #0
 8005334:	75fb      	strb	r3, [r7, #23]
		v_e=straight_table(MAZE_OFFSET, v_e,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005336:	6978      	ldr	r0, [r7, #20]
 8005338:	ed97 2a01 	vldr	s4, [r7, #4]
 800533c:	edd7 1a03 	vldr	s3, [r7, #12]
 8005340:	ed97 1a03 	vldr	s2, [r7, #12]
 8005344:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8005348:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800534c:	f7fc fc1c 	bl	8001b88 <straight_table>
 8005350:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

		search_AroundWalkCount(&front_count,&right_count,&back_count,&left_count);
 8005354:	f107 0318 	add.w	r3, r7, #24
 8005358:	f107 021a 	add.w	r2, r7, #26
 800535c:	f107 011c 	add.w	r1, r7, #28
 8005360:	f107 001e 	add.w	r0, r7, #30
 8005364:	f001 f892 	bl	800648c <search_AroundWalkCount>

		if (x == 0 && y == 0) {
 8005368:	4b0d      	ldr	r3, [pc, #52]	; (80053a0 <AdatiWayReturn+0x194>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d104      	bne.n	800537a <AdatiWayReturn+0x16e>
 8005370:	4b0c      	ldr	r3, [pc, #48]	; (80053a4 <AdatiWayReturn+0x198>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 82b6 	beq.w	80058e6 <AdatiWayReturn+0x6da>
			break;
		}
		if((x == GOAL_X || x == GOAL_X+1) && (y == GOAL_Y || y == GOAL_Y+1)){
 800537a:	4b09      	ldr	r3, [pc, #36]	; (80053a0 <AdatiWayReturn+0x194>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2b03      	cmp	r3, #3
 8005380:	d004      	beq.n	800538c <AdatiWayReturn+0x180>
 8005382:	4b07      	ldr	r3, [pc, #28]	; (80053a0 <AdatiWayReturn+0x194>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2b04      	cmp	r3, #4
 8005388:	f040 810e 	bne.w	80055a8 <AdatiWayReturn+0x39c>
 800538c:	4b05      	ldr	r3, [pc, #20]	; (80053a4 <AdatiWayReturn+0x198>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b03      	cmp	r3, #3
 8005392:	d079      	beq.n	8005488 <AdatiWayReturn+0x27c>
 8005394:	4b03      	ldr	r3, [pc, #12]	; (80053a4 <AdatiWayReturn+0x198>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b04      	cmp	r3, #4
 800539a:	f040 8105 	bne.w	80055a8 <AdatiWayReturn+0x39c>
			while (front_wall==0) {
 800539e:	e073      	b.n	8005488 <AdatiWayReturn+0x27c>
 80053a0:	20000f50 	.word	0x20000f50
 80053a4:	20000f54 	.word	0x20000f54
 80053a8:	20000f58 	.word	0x20000f58
 80053ac:	2000038c 	.word	0x2000038c
 80053b0:	20000f5c 	.word	0x20000f5c
 80053b4:	20000f5d 	.word	0x20000f5d
 80053b8:	20000f5e 	.word	0x20000f5e
 80053bc:	42f00000 	.word	0x42f00000
 80053c0:	42f10000 	.word	0x42f10000
 80053c4:	43200000 	.word	0x43200000
				//
				mode.WallControlMode=1;
 80053c8:	2301      	movs	r3, #1
 80053ca:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=0;
 80053cc:	2300      	movs	r3, #0
 80053ce:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=0;
 80053d0:	2300      	movs	r3, #0
 80053d2:	75fb      	strb	r3, [r7, #23]
				v_e=straight_table(180-MAZE_OFFSET, v_e,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 80053d4:	6978      	ldr	r0, [r7, #20]
 80053d6:	ed97 2a01 	vldr	s4, [r7, #4]
 80053da:	edd7 1a03 	vldr	s3, [r7, #12]
 80053de:	ed97 1a03 	vldr	s2, [r7, #12]
 80053e2:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80053e6:	ed1f 0a09 	vldr	s0, [pc, #-36]	; 80053c4 <AdatiWayReturn+0x1b8>
 80053ea:	f7fc fbcd 	bl	8001b88 <straight_table>
 80053ee:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24


				update_coordinate();
 80053f2:	f000 fd05 	bl	8005e00 <update_coordinate>

				front_wall=((int)((float)(g_sensor_mean[0]+g_sensor_mean[3])/2) >= F_PRESENCE);
 80053f6:	4b60      	ldr	r3, [pc, #384]	; (8005578 <AdatiWayReturn+0x36c>)
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	4b5f      	ldr	r3, [pc, #380]	; (8005578 <AdatiWayReturn+0x36c>)
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	4413      	add	r3, r2
 8005400:	ee07 3a90 	vmov	s15, r3
 8005404:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005408:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800540c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005410:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005414:	ee17 3a90 	vmov	r3, s15
 8005418:	2b2c      	cmp	r3, #44	; 0x2c
 800541a:	bfcc      	ite	gt
 800541c:	2301      	movgt	r3, #1
 800541e:	2300      	movle	r3, #0
 8005420:	b2da      	uxtb	r2, r3
 8005422:	4b56      	ldr	r3, [pc, #344]	; (800557c <AdatiWayReturn+0x370>)
 8005424:	701a      	strb	r2, [r3, #0]
				right_wall=(g_sensor_mean[2] >= R_PRESENCE);
 8005426:	4b54      	ldr	r3, [pc, #336]	; (8005578 <AdatiWayReturn+0x36c>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b63      	cmp	r3, #99	; 0x63
 800542c:	bfcc      	ite	gt
 800542e:	2301      	movgt	r3, #1
 8005430:	2300      	movle	r3, #0
 8005432:	b2da      	uxtb	r2, r3
 8005434:	4b52      	ldr	r3, [pc, #328]	; (8005580 <AdatiWayReturn+0x374>)
 8005436:	701a      	strb	r2, [r3, #0]
				left_wall=(g_sensor_mean[1] >= L_PRESENCE);
 8005438:	4b4f      	ldr	r3, [pc, #316]	; (8005578 <AdatiWayReturn+0x36c>)
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	2b63      	cmp	r3, #99	; 0x63
 800543e:	bfcc      	ite	gt
 8005440:	2301      	movgt	r3, #1
 8005442:	2300      	movle	r3, #0
 8005444:	b2da      	uxtb	r2, r3
 8005446:	4b4f      	ldr	r3, [pc, #316]	; (8005584 <AdatiWayReturn+0x378>)
 8005448:	701a      	strb	r2, [r3, #0]

				mode.WallControlMode=1;
 800544a:	2301      	movs	r3, #1
 800544c:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=1;
 800544e:	2301      	movs	r3, #1
 8005450:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=0;
 8005452:	2300      	movs	r3, #0
 8005454:	75fb      	strb	r3, [r7, #23]
				v_e=straight_table(MAZE_OFFSET, v_e,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005456:	6978      	ldr	r0, [r7, #20]
 8005458:	ed97 2a01 	vldr	s4, [r7, #4]
 800545c:	edd7 1a03 	vldr	s3, [r7, #12]
 8005460:	ed97 1a03 	vldr	s2, [r7, #12]
 8005464:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8005468:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800546c:	f7fc fb8c 	bl	8001b88 <straight_table>
 8005470:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

				search_AroundWalkCount(&front_count,&right_count,&back_count,&left_count);
 8005474:	f107 0318 	add.w	r3, r7, #24
 8005478:	f107 021a 	add.w	r2, r7, #26
 800547c:	f107 011c 	add.w	r1, r7, #28
 8005480:	f107 001e 	add.w	r0, r7, #30
 8005484:	f001 f802 	bl	800648c <search_AroundWalkCount>
			while (front_wall==0) {
 8005488:	4b3c      	ldr	r3, [pc, #240]	; (800557c <AdatiWayReturn+0x370>)
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	f083 0301 	eor.w	r3, r3, #1
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d198      	bne.n	80053c8 <AdatiWayReturn+0x1bc>

			}
			mode.WallControlMode=0;
 8005496:	2300      	movs	r3, #0
 8005498:	753b      	strb	r3, [r7, #20]
			mode.calMazeMode=0;
 800549a:	2300      	movs	r3, #0
 800549c:	75bb      	strb	r3, [r7, #22]
			mode.WallCutMode=0;
 800549e:	2300      	movs	r3, #0
 80054a0:	75fb      	strb	r3, [r7, #23]
			v_e=straight_table(90-MAZE_OFFSET, v_e,100,input_StraightVelocity,input_StraightAcceleration, mode);
 80054a2:	6978      	ldr	r0, [r7, #20]
 80054a4:	ed97 2a01 	vldr	s4, [r7, #4]
 80054a8:	edd7 1a03 	vldr	s3, [r7, #12]
 80054ac:	ed9f 1a36 	vldr	s2, [pc, #216]	; 8005588 <AdatiWayReturn+0x37c>
 80054b0:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80054b4:	ed9f 0a35 	vldr	s0, [pc, #212]	; 800558c <AdatiWayReturn+0x380>
 80054b8:	f7fc fb66 	bl	8001b88 <straight_table>
 80054bc:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
			pl_motor_stop();
 80054c0:	f7fd f960 	bl	8002784 <pl_motor_stop>
			wait_ms(300);
 80054c4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80054c8:	f7fe fb6a 	bl	8003ba0 <wait_ms>
			pl_motor_start();
 80054cc:	f7fd f946 	bl	800275c <pl_motor_start>
			v_ea=turning_table(180, 120,120,input_TurningVelocity,input_TurningAcceleration);
 80054d0:	ed97 2a00 	vldr	s4, [r7]
 80054d4:	edd7 1a02 	vldr	s3, [r7, #8]
 80054d8:	ed9f 1a2d 	vldr	s2, [pc, #180]	; 8005590 <AdatiWayReturn+0x384>
 80054dc:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8005590 <AdatiWayReturn+0x384>
 80054e0:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8005594 <AdatiWayReturn+0x388>
 80054e4:	f7fc fc4a 	bl	8001d7c <turning_table>
 80054e8:	ed87 0a08 	vstr	s0, [r7, #32]
			pl_motor_stop();
 80054ec:	f7fd f94a 	bl	8002784 <pl_motor_stop>
			wait_ms(300);
 80054f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80054f4:	f7fe fb54 	bl	8003ba0 <wait_ms>
			pl_motor_start();
 80054f8:	f7fd f930 	bl	800275c <pl_motor_start>
			v_e=straight_table(-90, -v_e,-100,-200,input_StraightAcceleration, mode);
 80054fc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005500:	eef1 7a67 	vneg.f32	s15, s15
 8005504:	6978      	ldr	r0, [r7, #20]
 8005506:	ed97 2a01 	vldr	s4, [r7, #4]
 800550a:	eddf 1a23 	vldr	s3, [pc, #140]	; 8005598 <AdatiWayReturn+0x38c>
 800550e:	ed9f 1a23 	vldr	s2, [pc, #140]	; 800559c <AdatiWayReturn+0x390>
 8005512:	eef0 0a67 	vmov.f32	s1, s15
 8005516:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80055a0 <AdatiWayReturn+0x394>
 800551a:	f7fc fb35 	bl	8001b88 <straight_table>
 800551e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
			pl_motor_stop();
 8005522:	f7fd f92f 	bl	8002784 <pl_motor_stop>
			wait_ms(600);
 8005526:	f44f 7016 	mov.w	r0, #600	; 0x258
 800552a:	f7fe fb39 	bl	8003ba0 <wait_ms>

			direction = direction + 2;
 800552e:	4b1d      	ldr	r3, [pc, #116]	; (80055a4 <AdatiWayReturn+0x398>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3302      	adds	r3, #2
 8005534:	4a1b      	ldr	r2, [pc, #108]	; (80055a4 <AdatiWayReturn+0x398>)
 8005536:	6013      	str	r3, [r2, #0]

			if (direction == 5) {
 8005538:	4b1a      	ldr	r3, [pc, #104]	; (80055a4 <AdatiWayReturn+0x398>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b05      	cmp	r3, #5
 800553e:	d102      	bne.n	8005546 <AdatiWayReturn+0x33a>
				direction = 1;
 8005540:	4b18      	ldr	r3, [pc, #96]	; (80055a4 <AdatiWayReturn+0x398>)
 8005542:	2201      	movs	r2, #1
 8005544:	601a      	str	r2, [r3, #0]
			}
			if (direction == 6) {
 8005546:	4b17      	ldr	r3, [pc, #92]	; (80055a4 <AdatiWayReturn+0x398>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2b06      	cmp	r3, #6
 800554c:	d102      	bne.n	8005554 <AdatiWayReturn+0x348>
				direction = 2;
 800554e:	4b15      	ldr	r3, [pc, #84]	; (80055a4 <AdatiWayReturn+0x398>)
 8005550:	2202      	movs	r2, #2
 8005552:	601a      	str	r2, [r3, #0]
			}
			if (direction == 0) {
 8005554:	4b13      	ldr	r3, [pc, #76]	; (80055a4 <AdatiWayReturn+0x398>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d102      	bne.n	8005562 <AdatiWayReturn+0x356>
				direction = 4;
 800555c:	4b11      	ldr	r3, [pc, #68]	; (80055a4 <AdatiWayReturn+0x398>)
 800555e:	2204      	movs	r2, #4
 8005560:	601a      	str	r2, [r3, #0]
			}
			if (direction == -1) {
 8005562:	4b10      	ldr	r3, [pc, #64]	; (80055a4 <AdatiWayReturn+0x398>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556a:	f040 81be 	bne.w	80058ea <AdatiWayReturn+0x6de>
				direction = 3;
 800556e:	4b0d      	ldr	r3, [pc, #52]	; (80055a4 <AdatiWayReturn+0x398>)
 8005570:	2203      	movs	r2, #3
 8005572:	601a      	str	r2, [r3, #0]
			}
			break;
 8005574:	e1b9      	b.n	80058ea <AdatiWayReturn+0x6de>
 8005576:	bf00      	nop
 8005578:	2000038c 	.word	0x2000038c
 800557c:	20000f5c 	.word	0x20000f5c
 8005580:	20000f5d 	.word	0x20000f5d
 8005584:	20000f5e 	.word	0x20000f5e
 8005588:	42c80000 	.word	0x42c80000
 800558c:	428c0000 	.word	0x428c0000
 8005590:	42f00000 	.word	0x42f00000
 8005594:	43340000 	.word	0x43340000
 8005598:	c3480000 	.word	0xc3480000
 800559c:	c2c80000 	.word	0xc2c80000
 80055a0:	c2b40000 	.word	0xc2b40000
 80055a4:	20000f58 	.word	0x20000f58
		}



			if (front_wall) {
 80055a8:	4b7d      	ldr	r3, [pc, #500]	; (80057a0 <AdatiWayReturn+0x594>)
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <AdatiWayReturn+0x3a8>
				front_count = MAX_WALKCOUNT;
 80055b0:	23ff      	movs	r3, #255	; 0xff
 80055b2:	83fb      	strh	r3, [r7, #30]
			}
			if (right_wall) {
 80055b4:	4b7b      	ldr	r3, [pc, #492]	; (80057a4 <AdatiWayReturn+0x598>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d001      	beq.n	80055c0 <AdatiWayReturn+0x3b4>
				right_count = MAX_WALKCOUNT;
 80055bc:	23ff      	movs	r3, #255	; 0xff
 80055be:	83bb      	strh	r3, [r7, #28]
			}
			if (left_wall) {
 80055c0:	4b79      	ldr	r3, [pc, #484]	; (80057a8 <AdatiWayReturn+0x59c>)
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d001      	beq.n	80055cc <AdatiWayReturn+0x3c0>
				left_count = MAX_WALKCOUNT;
 80055c8:	23ff      	movs	r3, #255	; 0xff
 80055ca:	833b      	strh	r3, [r7, #24]
			}
//   
			if (front_count==MAX_WALKCOUNT && right_count==MAX_WALKCOUNT && left_count==MAX_WALKCOUNT && back_count==MAX_WALKCOUNT){
 80055cc:	8bfb      	ldrh	r3, [r7, #30]
 80055ce:	2bff      	cmp	r3, #255	; 0xff
 80055d0:	d109      	bne.n	80055e6 <AdatiWayReturn+0x3da>
 80055d2:	8bbb      	ldrh	r3, [r7, #28]
 80055d4:	2bff      	cmp	r3, #255	; 0xff
 80055d6:	d106      	bne.n	80055e6 <AdatiWayReturn+0x3da>
 80055d8:	8b3b      	ldrh	r3, [r7, #24]
 80055da:	2bff      	cmp	r3, #255	; 0xff
 80055dc:	d103      	bne.n	80055e6 <AdatiWayReturn+0x3da>
 80055de:	8b7b      	ldrh	r3, [r7, #26]
 80055e0:	2bff      	cmp	r3, #255	; 0xff
 80055e2:	f000 8184 	beq.w	80058ee <AdatiWayReturn+0x6e2>
				break;
			}

			if (front_count <= right_count && front_count <= left_count
 80055e6:	8bfa      	ldrh	r2, [r7, #30]
 80055e8:	8bbb      	ldrh	r3, [r7, #28]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d81c      	bhi.n	8005628 <AdatiWayReturn+0x41c>
 80055ee:	8bfa      	ldrh	r2, [r7, #30]
 80055f0:	8b3b      	ldrh	r3, [r7, #24]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d818      	bhi.n	8005628 <AdatiWayReturn+0x41c>
					&& front_count <= back_count){
 80055f6:	8bfa      	ldrh	r2, [r7, #30]
 80055f8:	8b7b      	ldrh	r3, [r7, #26]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d814      	bhi.n	8005628 <AdatiWayReturn+0x41c>
				//
				mode.WallControlMode=1;
 80055fe:	2301      	movs	r3, #1
 8005600:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=0;
 8005602:	2300      	movs	r3, #0
 8005604:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=0;
 8005606:	2300      	movs	r3, #0
 8005608:	75fb      	strb	r3, [r7, #23]
				v_e=straight_table(180-MAZE_OFFSET, v_e,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 800560a:	6978      	ldr	r0, [r7, #20]
 800560c:	ed97 2a01 	vldr	s4, [r7, #4]
 8005610:	edd7 1a03 	vldr	s3, [r7, #12]
 8005614:	ed97 1a03 	vldr	s2, [r7, #12]
 8005618:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 800561c:	ed9f 0a63 	vldr	s0, [pc, #396]	; 80057ac <AdatiWayReturn+0x5a0>
 8005620:	f7fc fab2 	bl	8001b88 <straight_table>
 8005624:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

			}
			if(right_count < front_count && right_count <= left_count
 8005628:	8bba      	ldrh	r2, [r7, #28]
 800562a:	8bfb      	ldrh	r3, [r7, #30]
 800562c:	429a      	cmp	r2, r3
 800562e:	d21c      	bcs.n	800566a <AdatiWayReturn+0x45e>
 8005630:	8bba      	ldrh	r2, [r7, #28]
 8005632:	8b3b      	ldrh	r3, [r7, #24]
 8005634:	429a      	cmp	r2, r3
 8005636:	d818      	bhi.n	800566a <AdatiWayReturn+0x45e>
					&& right_count <= back_count){
 8005638:	8bba      	ldrh	r2, [r7, #28]
 800563a:	8b7b      	ldrh	r3, [r7, #26]
 800563c:	429a      	cmp	r2, r3
 800563e:	d814      	bhi.n	800566a <AdatiWayReturn+0x45e>
				//
				mode.WallControlMode=0;
 8005640:	2300      	movs	r3, #0
 8005642:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=0;
 8005644:	2300      	movs	r3, #0
 8005646:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=1;
 8005648:	2301      	movs	r3, #1
 800564a:	75fb      	strb	r3, [r7, #23]
				slalomR(speed500_exploration.slalom_R, OFF,EXPLORATION);
 800564c:	4b58      	ldr	r3, [pc, #352]	; (80057b0 <AdatiWayReturn+0x5a4>)
 800564e:	2200      	movs	r2, #0
 8005650:	9202      	str	r2, [sp, #8]
 8005652:	2200      	movs	r2, #0
 8005654:	9201      	str	r2, [sp, #4]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	9200      	str	r2, [sp, #0]
 800565a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800565c:	f7fe fe56 	bl	800430c <slalomR>
				direction++;
 8005660:	4b54      	ldr	r3, [pc, #336]	; (80057b4 <AdatiWayReturn+0x5a8>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	3301      	adds	r3, #1
 8005666:	4a53      	ldr	r2, [pc, #332]	; (80057b4 <AdatiWayReturn+0x5a8>)
 8005668:	6013      	str	r3, [r2, #0]

			}
			if(left_count < front_count && left_count < right_count
 800566a:	8b3a      	ldrh	r2, [r7, #24]
 800566c:	8bfb      	ldrh	r3, [r7, #30]
 800566e:	429a      	cmp	r2, r3
 8005670:	d21d      	bcs.n	80056ae <AdatiWayReturn+0x4a2>
 8005672:	8b3a      	ldrh	r2, [r7, #24]
 8005674:	8bbb      	ldrh	r3, [r7, #28]
 8005676:	429a      	cmp	r2, r3
 8005678:	d219      	bcs.n	80056ae <AdatiWayReturn+0x4a2>
					&& left_count <= back_count){
 800567a:	8b3a      	ldrh	r2, [r7, #24]
 800567c:	8b7b      	ldrh	r3, [r7, #26]
 800567e:	429a      	cmp	r2, r3
 8005680:	d815      	bhi.n	80056ae <AdatiWayReturn+0x4a2>
				mode.WallControlMode=0;
 8005682:	2300      	movs	r3, #0
 8005684:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=0;
 8005686:	2300      	movs	r3, #0
 8005688:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=1;
 800568a:	2301      	movs	r3, #1
 800568c:	75fb      	strb	r3, [r7, #23]
				slalomL(speed500_exploration.slalom_L, OFF,EXPLORATION);
 800568e:	4b48      	ldr	r3, [pc, #288]	; (80057b0 <AdatiWayReturn+0x5a4>)
 8005690:	2200      	movs	r2, #0
 8005692:	9202      	str	r2, [sp, #8]
 8005694:	2200      	movs	r2, #0
 8005696:	9201      	str	r2, [sp, #4]
 8005698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800569a:	9200      	str	r2, [sp, #0]
 800569c:	3314      	adds	r3, #20
 800569e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80056a0:	f7fe ff80 	bl	80045a4 <slalomL>
				direction--;
 80056a4:	4b43      	ldr	r3, [pc, #268]	; (80057b4 <AdatiWayReturn+0x5a8>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3b01      	subs	r3, #1
 80056aa:	4a42      	ldr	r2, [pc, #264]	; (80057b4 <AdatiWayReturn+0x5a8>)
 80056ac:	6013      	str	r3, [r2, #0]
			}
			if(back_count < front_count && back_count < right_count
 80056ae:	8b7a      	ldrh	r2, [r7, #26]
 80056b0:	8bfb      	ldrh	r3, [r7, #30]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	f080 80f8 	bcs.w	80058a8 <AdatiWayReturn+0x69c>
 80056b8:	8b7a      	ldrh	r2, [r7, #26]
 80056ba:	8bbb      	ldrh	r3, [r7, #28]
 80056bc:	429a      	cmp	r2, r3
 80056be:	f080 80f3 	bcs.w	80058a8 <AdatiWayReturn+0x69c>
					&& back_count < left_count){
 80056c2:	8b7a      	ldrh	r2, [r7, #26]
 80056c4:	8b3b      	ldrh	r3, [r7, #24]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	f080 80ee 	bcs.w	80058a8 <AdatiWayReturn+0x69c>

				if (front_wall){
 80056cc:	4b34      	ldr	r3, [pc, #208]	; (80057a0 <AdatiWayReturn+0x594>)
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 8083 	beq.w	80057dc <AdatiWayReturn+0x5d0>
					mode.WallControlMode=0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	753b      	strb	r3, [r7, #20]
					mode.calMazeMode=0;
 80056da:	2300      	movs	r3, #0
 80056dc:	75bb      	strb	r3, [r7, #22]
					mode.WallCutMode=0;
 80056de:	2300      	movs	r3, #0
 80056e0:	75fb      	strb	r3, [r7, #23]
					v_e=straight_table(90-MAZE_OFFSET, v_e,100,input_StraightVelocity,input_StraightAcceleration, mode);
 80056e2:	6978      	ldr	r0, [r7, #20]
 80056e4:	ed97 2a01 	vldr	s4, [r7, #4]
 80056e8:	edd7 1a03 	vldr	s3, [r7, #12]
 80056ec:	ed9f 1a33 	vldr	s2, [pc, #204]	; 80057bc <AdatiWayReturn+0x5b0>
 80056f0:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80056f4:	ed9f 0a32 	vldr	s0, [pc, #200]	; 80057c0 <AdatiWayReturn+0x5b4>
 80056f8:	f7fc fa46 	bl	8001b88 <straight_table>
 80056fc:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
					pl_motor_stop();
 8005700:	f7fd f840 	bl	8002784 <pl_motor_stop>
					wait_ms(300);
 8005704:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005708:	f7fe fa4a 	bl	8003ba0 <wait_ms>
					pl_motor_start();
 800570c:	f7fd f826 	bl	800275c <pl_motor_start>
					v_ea=turning_table(180, 120,120,input_TurningVelocity,input_TurningAcceleration);
 8005710:	ed97 2a00 	vldr	s4, [r7]
 8005714:	edd7 1a02 	vldr	s3, [r7, #8]
 8005718:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 80057d4 <AdatiWayReturn+0x5c8>
 800571c:	eddf 0a2d 	vldr	s1, [pc, #180]	; 80057d4 <AdatiWayReturn+0x5c8>
 8005720:	ed9f 0a28 	vldr	s0, [pc, #160]	; 80057c4 <AdatiWayReturn+0x5b8>
 8005724:	f7fc fb2a 	bl	8001d7c <turning_table>
 8005728:	ed87 0a08 	vstr	s0, [r7, #32]
					pl_motor_stop();
 800572c:	f7fd f82a 	bl	8002784 <pl_motor_stop>
					wait_ms(300);
 8005730:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005734:	f7fe fa34 	bl	8003ba0 <wait_ms>
					pl_motor_start();
 8005738:	f7fd f810 	bl	800275c <pl_motor_start>
					v_e=straight_table(-90, -v_e,-100,-200,input_StraightAcceleration, mode);
 800573c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005740:	eef1 7a67 	vneg.f32	s15, s15
 8005744:	6978      	ldr	r0, [r7, #20]
 8005746:	ed97 2a01 	vldr	s4, [r7, #4]
 800574a:	eddf 1a1f 	vldr	s3, [pc, #124]	; 80057c8 <AdatiWayReturn+0x5bc>
 800574e:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 80057cc <AdatiWayReturn+0x5c0>
 8005752:	eef0 0a67 	vmov.f32	s1, s15
 8005756:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80057b8 <AdatiWayReturn+0x5ac>
 800575a:	f7fc fa15 	bl	8001b88 <straight_table>
 800575e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
					pl_motor_stop();
 8005762:	f7fd f80f 	bl	8002784 <pl_motor_stop>
					wait_ms(600);
 8005766:	f44f 7016 	mov.w	r0, #600	; 0x258
 800576a:	f7fe fa19 	bl	8003ba0 <wait_ms>
					mode.WallControlMode=1;
 800576e:	2301      	movs	r3, #1
 8005770:	753b      	strb	r3, [r7, #20]
					pl_motor_start();
 8005772:	f7fc fff3 	bl	800275c <pl_motor_start>
					v_e=straight_table(90+BACK_TO_CENTER, 120,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005776:	6978      	ldr	r0, [r7, #20]
 8005778:	ed97 2a01 	vldr	s4, [r7, #4]
 800577c:	edd7 1a03 	vldr	s3, [r7, #12]
 8005780:	ed97 1a03 	vldr	s2, [r7, #12]
 8005784:	eddf 0a13 	vldr	s1, [pc, #76]	; 80057d4 <AdatiWayReturn+0x5c8>
 8005788:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80057d8 <AdatiWayReturn+0x5cc>
 800578c:	f7fc f9fc 	bl	8001b88 <straight_table>
 8005790:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
					direction = direction + 2;
 8005794:	4b07      	ldr	r3, [pc, #28]	; (80057b4 <AdatiWayReturn+0x5a8>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3302      	adds	r3, #2
 800579a:	4a06      	ldr	r2, [pc, #24]	; (80057b4 <AdatiWayReturn+0x5a8>)
 800579c:	6013      	str	r3, [r2, #0]
 800579e:	e083      	b.n	80058a8 <AdatiWayReturn+0x69c>
 80057a0:	20000f5c 	.word	0x20000f5c
 80057a4:	20000f5d 	.word	0x20000f5d
 80057a8:	20000f5e 	.word	0x20000f5e
 80057ac:	43200000 	.word	0x43200000
 80057b0:	20000a50 	.word	0x20000a50
 80057b4:	20000f58 	.word	0x20000f58
 80057b8:	c2b40000 	.word	0xc2b40000
 80057bc:	42c80000 	.word	0x42c80000
 80057c0:	428c0000 	.word	0x428c0000
 80057c4:	43340000 	.word	0x43340000
 80057c8:	c3480000 	.word	0xc3480000
 80057cc:	c2c80000 	.word	0xc2c80000
 80057d0:	c1f40000 	.word	0xc1f40000
 80057d4:	42f00000 	.word	0x42f00000
 80057d8:	42f10000 	.word	0x42f10000
				}else{
					mode.WallControlMode=0;
 80057dc:	2300      	movs	r3, #0
 80057de:	753b      	strb	r3, [r7, #20]
					mode.calMazeMode=0;
 80057e0:	2300      	movs	r3, #0
 80057e2:	75bb      	strb	r3, [r7, #22]
					mode.WallCutMode=0;
 80057e4:	2300      	movs	r3, #0
 80057e6:	75fb      	strb	r3, [r7, #23]
					pl_motor_start();
 80057e8:	f7fc ffb8 	bl	800275c <pl_motor_start>
					v_e=straight_table(90-MAZE_OFFSET, v_e,100,input_StraightVelocity,input_StraightAcceleration, mode);
 80057ec:	6978      	ldr	r0, [r7, #20]
 80057ee:	ed97 2a01 	vldr	s4, [r7, #4]
 80057f2:	edd7 1a03 	vldr	s3, [r7, #12]
 80057f6:	ed1f 1a0f 	vldr	s2, [pc, #-60]	; 80057bc <AdatiWayReturn+0x5b0>
 80057fa:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80057fe:	ed1f 0a10 	vldr	s0, [pc, #-64]	; 80057c0 <AdatiWayReturn+0x5b4>
 8005802:	f7fc f9c1 	bl	8001b88 <straight_table>
 8005806:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
					pl_motor_stop();
 800580a:	f7fc ffbb 	bl	8002784 <pl_motor_stop>
					wait_ms(300);
 800580e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005812:	f7fe f9c5 	bl	8003ba0 <wait_ms>
					pl_motor_start();
 8005816:	f7fc ffa1 	bl	800275c <pl_motor_start>
					v_ea=turning_table(180, 120,120,input_TurningVelocity,input_TurningAcceleration);
 800581a:	ed97 2a00 	vldr	s4, [r7]
 800581e:	edd7 1a02 	vldr	s3, [r7, #8]
 8005822:	ed1f 1a14 	vldr	s2, [pc, #-80]	; 80057d4 <AdatiWayReturn+0x5c8>
 8005826:	ed5f 0a15 	vldr	s1, [pc, #-84]	; 80057d4 <AdatiWayReturn+0x5c8>
 800582a:	ed1f 0a1a 	vldr	s0, [pc, #-104]	; 80057c4 <AdatiWayReturn+0x5b8>
 800582e:	f7fc faa5 	bl	8001d7c <turning_table>
 8005832:	ed87 0a08 	vstr	s0, [r7, #32]
					pl_motor_stop();
 8005836:	f7fc ffa5 	bl	8002784 <pl_motor_stop>
					wait_ms(300);
 800583a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800583e:	f7fe f9af 	bl	8003ba0 <wait_ms>
					pl_motor_start();
 8005842:	f7fc ff8b 	bl	800275c <pl_motor_start>
					v_e=straight_table(-BACK_TO_CENTER, -v_e,-100,-200,input_StraightAcceleration, mode);
 8005846:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800584a:	eef1 7a67 	vneg.f32	s15, s15
 800584e:	6978      	ldr	r0, [r7, #20]
 8005850:	ed97 2a01 	vldr	s4, [r7, #4]
 8005854:	ed5f 1a24 	vldr	s3, [pc, #-144]	; 80057c8 <AdatiWayReturn+0x5bc>
 8005858:	ed1f 1a24 	vldr	s2, [pc, #-144]	; 80057cc <AdatiWayReturn+0x5c0>
 800585c:	eef0 0a67 	vmov.f32	s1, s15
 8005860:	ed1f 0a25 	vldr	s0, [pc, #-148]	; 80057d0 <AdatiWayReturn+0x5c4>
 8005864:	f7fc f990 	bl	8001b88 <straight_table>
 8005868:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
					pl_motor_stop();
 800586c:	f7fc ff8a 	bl	8002784 <pl_motor_stop>
					wait_ms(600);
 8005870:	f44f 7016 	mov.w	r0, #600	; 0x258
 8005874:	f7fe f994 	bl	8003ba0 <wait_ms>
					mode.WallControlMode=1;
 8005878:	2301      	movs	r3, #1
 800587a:	753b      	strb	r3, [r7, #20]
					pl_motor_start();
 800587c:	f7fc ff6e 	bl	800275c <pl_motor_start>
					v_e=straight_table(90+BACK_TO_CENTER, 120,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005880:	6978      	ldr	r0, [r7, #20]
 8005882:	ed97 2a01 	vldr	s4, [r7, #4]
 8005886:	edd7 1a03 	vldr	s3, [r7, #12]
 800588a:	ed97 1a03 	vldr	s2, [r7, #12]
 800588e:	ed5f 0a2f 	vldr	s1, [pc, #-188]	; 80057d4 <AdatiWayReturn+0x5c8>
 8005892:	ed1f 0a2f 	vldr	s0, [pc, #-188]	; 80057d8 <AdatiWayReturn+0x5cc>
 8005896:	f7fc f977 	bl	8001b88 <straight_table>
 800589a:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
					direction = direction + 2;
 800589e:	4b72      	ldr	r3, [pc, #456]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3302      	adds	r3, #2
 80058a4:	4a70      	ldr	r2, [pc, #448]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058a6:	6013      	str	r3, [r2, #0]

				}

			}

		if (direction == 5) {
 80058a8:	4b6f      	ldr	r3, [pc, #444]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2b05      	cmp	r3, #5
 80058ae:	d102      	bne.n	80058b6 <AdatiWayReturn+0x6aa>
			direction = 1;
 80058b0:	4b6d      	ldr	r3, [pc, #436]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058b2:	2201      	movs	r2, #1
 80058b4:	601a      	str	r2, [r3, #0]
		}
		if (direction == 6) {
 80058b6:	4b6c      	ldr	r3, [pc, #432]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2b06      	cmp	r3, #6
 80058bc:	d102      	bne.n	80058c4 <AdatiWayReturn+0x6b8>
			direction = 2;
 80058be:	4b6a      	ldr	r3, [pc, #424]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058c0:	2202      	movs	r2, #2
 80058c2:	601a      	str	r2, [r3, #0]
		}
		if (direction == 0) {
 80058c4:	4b68      	ldr	r3, [pc, #416]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d102      	bne.n	80058d2 <AdatiWayReturn+0x6c6>
			direction = 4;
 80058cc:	4b66      	ldr	r3, [pc, #408]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058ce:	2204      	movs	r2, #4
 80058d0:	601a      	str	r2, [r3, #0]
		}
		if (direction == -1) {
 80058d2:	4b65      	ldr	r3, [pc, #404]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058da:	f47f acfa 	bne.w	80052d2 <AdatiWayReturn+0xc6>
			direction = 3;
 80058de:	4b62      	ldr	r3, [pc, #392]	; (8005a68 <AdatiWayReturn+0x85c>)
 80058e0:	2203      	movs	r2, #3
 80058e2:	601a      	str	r2, [r3, #0]
		update_coordinate();
 80058e4:	e4f5      	b.n	80052d2 <AdatiWayReturn+0xc6>
			break;
 80058e6:	bf00      	nop
 80058e8:	e002      	b.n	80058f0 <AdatiWayReturn+0x6e4>
			break;
 80058ea:	bf00      	nop
 80058ec:	e000      	b.n	80058f0 <AdatiWayReturn+0x6e4>
				break;
 80058ee:	bf00      	nop
		}

	}

//	record_in();
	pl_motor_start();
 80058f0:	f7fc ff34 	bl	800275c <pl_motor_start>
	v_e=straight_table(90+BACK_TO_CENTER, 120,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 80058f4:	6978      	ldr	r0, [r7, #20]
 80058f6:	ed97 2a01 	vldr	s4, [r7, #4]
 80058fa:	edd7 1a03 	vldr	s3, [r7, #12]
 80058fe:	ed97 1a03 	vldr	s2, [r7, #12]
 8005902:	eddf 0a5a 	vldr	s1, [pc, #360]	; 8005a6c <AdatiWayReturn+0x860>
 8005906:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 8005a70 <AdatiWayReturn+0x864>
 800590a:	f7fc f93d 	bl	8001b88 <straight_table>
 800590e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	while (1) {

		update_coordinate();
 8005912:	f000 fa75 	bl	8005e00 <update_coordinate>

		front_wall=((int)((float)(g_sensor_mean[0]+g_sensor_mean[3])/2) >= F_PRESENCE);
 8005916:	4b57      	ldr	r3, [pc, #348]	; (8005a74 <AdatiWayReturn+0x868>)
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	4b56      	ldr	r3, [pc, #344]	; (8005a74 <AdatiWayReturn+0x868>)
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	4413      	add	r3, r2
 8005920:	ee07 3a90 	vmov	s15, r3
 8005924:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005928:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800592c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005930:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005934:	ee17 3a90 	vmov	r3, s15
 8005938:	2b2c      	cmp	r3, #44	; 0x2c
 800593a:	bfcc      	ite	gt
 800593c:	2301      	movgt	r3, #1
 800593e:	2300      	movle	r3, #0
 8005940:	b2da      	uxtb	r2, r3
 8005942:	4b4d      	ldr	r3, [pc, #308]	; (8005a78 <AdatiWayReturn+0x86c>)
 8005944:	701a      	strb	r2, [r3, #0]
		right_wall=(g_sensor_mean[2] >= R_PRESENCE);
 8005946:	4b4b      	ldr	r3, [pc, #300]	; (8005a74 <AdatiWayReturn+0x868>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	2b63      	cmp	r3, #99	; 0x63
 800594c:	bfcc      	ite	gt
 800594e:	2301      	movgt	r3, #1
 8005950:	2300      	movle	r3, #0
 8005952:	b2da      	uxtb	r2, r3
 8005954:	4b49      	ldr	r3, [pc, #292]	; (8005a7c <AdatiWayReturn+0x870>)
 8005956:	701a      	strb	r2, [r3, #0]
		left_wall=(g_sensor_mean[1] >= L_PRESENCE);
 8005958:	4b46      	ldr	r3, [pc, #280]	; (8005a74 <AdatiWayReturn+0x868>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	2b63      	cmp	r3, #99	; 0x63
 800595e:	bfcc      	ite	gt
 8005960:	2301      	movgt	r3, #1
 8005962:	2300      	movle	r3, #0
 8005964:	b2da      	uxtb	r2, r3
 8005966:	4b46      	ldr	r3, [pc, #280]	; (8005a80 <AdatiWayReturn+0x874>)
 8005968:	701a      	strb	r2, [r3, #0]
		mode.WallControlMode=1;
 800596a:	2301      	movs	r3, #1
 800596c:	753b      	strb	r3, [r7, #20]
		mode.calMazeMode=2;
 800596e:	2302      	movs	r3, #2
 8005970:	75bb      	strb	r3, [r7, #22]
		mode.WallCutMode=0;
 8005972:	2300      	movs	r3, #0
 8005974:	75fb      	strb	r3, [r7, #23]
		v_e=straight_table(MAZE_OFFSET, v_e,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005976:	6978      	ldr	r0, [r7, #20]
 8005978:	ed97 2a01 	vldr	s4, [r7, #4]
 800597c:	edd7 1a03 	vldr	s3, [r7, #12]
 8005980:	ed97 1a03 	vldr	s2, [r7, #12]
 8005984:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8005988:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800598c:	f7fc f8fc 	bl	8001b88 <straight_table>
 8005990:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

		search_AroundWalkCount(&front_count,&right_count,&back_count,&left_count);
 8005994:	f107 0318 	add.w	r3, r7, #24
 8005998:	f107 021a 	add.w	r2, r7, #26
 800599c:	f107 011c 	add.w	r1, r7, #28
 80059a0:	f107 001e 	add.w	r0, r7, #30
 80059a4:	f000 fd72 	bl	800648c <search_AroundWalkCount>

		if (x == 0 && y == 0) { ///////goal************************
 80059a8:	4b36      	ldr	r3, [pc, #216]	; (8005a84 <AdatiWayReturn+0x878>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d173      	bne.n	8005a98 <AdatiWayReturn+0x88c>
 80059b0:	4b35      	ldr	r3, [pc, #212]	; (8005a88 <AdatiWayReturn+0x87c>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d16f      	bne.n	8005a98 <AdatiWayReturn+0x88c>
			mode.WallControlMode=0;
 80059b8:	2300      	movs	r3, #0
 80059ba:	753b      	strb	r3, [r7, #20]
			mode.calMazeMode=0;
 80059bc:	2300      	movs	r3, #0
 80059be:	75bb      	strb	r3, [r7, #22]
			mode.WallCutMode=0;
 80059c0:	2300      	movs	r3, #0
 80059c2:	75fb      	strb	r3, [r7, #23]
			v_e=straight_table(90-MAZE_OFFSET, v_e,100,input_StraightVelocity,input_StraightAcceleration, mode);
 80059c4:	6978      	ldr	r0, [r7, #20]
 80059c6:	ed97 2a01 	vldr	s4, [r7, #4]
 80059ca:	edd7 1a03 	vldr	s3, [r7, #12]
 80059ce:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8005a8c <AdatiWayReturn+0x880>
 80059d2:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80059d6:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8005a90 <AdatiWayReturn+0x884>
 80059da:	f7fc f8d5 	bl	8001b88 <straight_table>
 80059de:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
			pl_motor_stop();
 80059e2:	f7fc fecf 	bl	8002784 <pl_motor_stop>
			wait_ms(300);
 80059e6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80059ea:	f7fe f8d9 	bl	8003ba0 <wait_ms>
			pl_motor_start();
 80059ee:	f7fc feb5 	bl	800275c <pl_motor_start>
			v_ea=turning_table(180, 120,120,input_TurningVelocity,input_TurningAcceleration);
 80059f2:	ed97 2a00 	vldr	s4, [r7]
 80059f6:	edd7 1a02 	vldr	s3, [r7, #8]
 80059fa:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 8005a6c <AdatiWayReturn+0x860>
 80059fe:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8005a6c <AdatiWayReturn+0x860>
 8005a02:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8005a94 <AdatiWayReturn+0x888>
 8005a06:	f7fc f9b9 	bl	8001d7c <turning_table>
 8005a0a:	ed87 0a08 	vstr	s0, [r7, #32]
			pl_motor_stop();
 8005a0e:	f7fc feb9 	bl	8002784 <pl_motor_stop>
			wait_ms(300);
 8005a12:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005a16:	f7fe f8c3 	bl	8003ba0 <wait_ms>

			maze_display();
 8005a1a:	f001 f951 	bl	8006cc0 <maze_display>
			direction = direction + 2;
 8005a1e:	4b12      	ldr	r3, [pc, #72]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3302      	adds	r3, #2
 8005a24:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a26:	6013      	str	r3, [r2, #0]

			if (direction == 5) {
 8005a28:	4b0f      	ldr	r3, [pc, #60]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b05      	cmp	r3, #5
 8005a2e:	d102      	bne.n	8005a36 <AdatiWayReturn+0x82a>
				direction = 1;
 8005a30:	4b0d      	ldr	r3, [pc, #52]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a32:	2201      	movs	r2, #1
 8005a34:	601a      	str	r2, [r3, #0]
			}
			if (direction == 6) {
 8005a36:	4b0c      	ldr	r3, [pc, #48]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b06      	cmp	r3, #6
 8005a3c:	d102      	bne.n	8005a44 <AdatiWayReturn+0x838>
				direction = 2;
 8005a3e:	4b0a      	ldr	r3, [pc, #40]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a40:	2202      	movs	r2, #2
 8005a42:	601a      	str	r2, [r3, #0]
			}
			if (direction == 0) {
 8005a44:	4b08      	ldr	r3, [pc, #32]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d102      	bne.n	8005a52 <AdatiWayReturn+0x846>
				direction = 4;
 8005a4c:	4b06      	ldr	r3, [pc, #24]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a4e:	2204      	movs	r2, #4
 8005a50:	601a      	str	r2, [r3, #0]
			}
			if (direction == -1) {
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5a:	f040 81bc 	bne.w	8005dd6 <AdatiWayReturn+0xbca>
				direction = 3;
 8005a5e:	4b02      	ldr	r3, [pc, #8]	; (8005a68 <AdatiWayReturn+0x85c>)
 8005a60:	2203      	movs	r2, #3
 8005a62:	601a      	str	r2, [r3, #0]
			}

			break;
 8005a64:	e1b7      	b.n	8005dd6 <AdatiWayReturn+0xbca>
 8005a66:	bf00      	nop
 8005a68:	20000f58 	.word	0x20000f58
 8005a6c:	42f00000 	.word	0x42f00000
 8005a70:	42f10000 	.word	0x42f10000
 8005a74:	2000038c 	.word	0x2000038c
 8005a78:	20000f5c 	.word	0x20000f5c
 8005a7c:	20000f5d 	.word	0x20000f5d
 8005a80:	20000f5e 	.word	0x20000f5e
 8005a84:	20000f50 	.word	0x20000f50
 8005a88:	20000f54 	.word	0x20000f54
 8005a8c:	42c80000 	.word	0x42c80000
 8005a90:	428c0000 	.word	0x428c0000
 8005a94:	43340000 	.word	0x43340000
		}


		if (front_wall) {
 8005a98:	4b7d      	ldr	r3, [pc, #500]	; (8005c90 <AdatiWayReturn+0xa84>)
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d001      	beq.n	8005aa4 <AdatiWayReturn+0x898>
			front_count = MAX_WALKCOUNT;
 8005aa0:	23ff      	movs	r3, #255	; 0xff
 8005aa2:	83fb      	strh	r3, [r7, #30]
		}
		if (right_wall) {
 8005aa4:	4b7b      	ldr	r3, [pc, #492]	; (8005c94 <AdatiWayReturn+0xa88>)
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <AdatiWayReturn+0x8a4>
			right_count = MAX_WALKCOUNT;
 8005aac:	23ff      	movs	r3, #255	; 0xff
 8005aae:	83bb      	strh	r3, [r7, #28]
		}
		if (left_wall) {
 8005ab0:	4b79      	ldr	r3, [pc, #484]	; (8005c98 <AdatiWayReturn+0xa8c>)
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d001      	beq.n	8005abc <AdatiWayReturn+0x8b0>
			left_count = MAX_WALKCOUNT;
 8005ab8:	23ff      	movs	r3, #255	; 0xff
 8005aba:	833b      	strh	r3, [r7, #24]
		}
//   
		if (front_count==MAX_WALKCOUNT && right_count==MAX_WALKCOUNT && left_count==MAX_WALKCOUNT && back_count==MAX_WALKCOUNT){
 8005abc:	8bfb      	ldrh	r3, [r7, #30]
 8005abe:	2bff      	cmp	r3, #255	; 0xff
 8005ac0:	d109      	bne.n	8005ad6 <AdatiWayReturn+0x8ca>
 8005ac2:	8bbb      	ldrh	r3, [r7, #28]
 8005ac4:	2bff      	cmp	r3, #255	; 0xff
 8005ac6:	d106      	bne.n	8005ad6 <AdatiWayReturn+0x8ca>
 8005ac8:	8b3b      	ldrh	r3, [r7, #24]
 8005aca:	2bff      	cmp	r3, #255	; 0xff
 8005acc:	d103      	bne.n	8005ad6 <AdatiWayReturn+0x8ca>
 8005ace:	8b7b      	ldrh	r3, [r7, #26]
 8005ad0:	2bff      	cmp	r3, #255	; 0xff
 8005ad2:	f000 8182 	beq.w	8005dda <AdatiWayReturn+0xbce>
			break;
		}

		if (front_count <= right_count && front_count <= left_count
 8005ad6:	8bfa      	ldrh	r2, [r7, #30]
 8005ad8:	8bbb      	ldrh	r3, [r7, #28]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d81c      	bhi.n	8005b18 <AdatiWayReturn+0x90c>
 8005ade:	8bfa      	ldrh	r2, [r7, #30]
 8005ae0:	8b3b      	ldrh	r3, [r7, #24]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d818      	bhi.n	8005b18 <AdatiWayReturn+0x90c>
				&& front_count <= back_count){
 8005ae6:	8bfa      	ldrh	r2, [r7, #30]
 8005ae8:	8b7b      	ldrh	r3, [r7, #26]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d814      	bhi.n	8005b18 <AdatiWayReturn+0x90c>
			//
			mode.WallControlMode=1;
 8005aee:	2301      	movs	r3, #1
 8005af0:	753b      	strb	r3, [r7, #20]
			mode.calMazeMode=0;
 8005af2:	2300      	movs	r3, #0
 8005af4:	75bb      	strb	r3, [r7, #22]
			mode.WallCutMode=0;
 8005af6:	2300      	movs	r3, #0
 8005af8:	75fb      	strb	r3, [r7, #23]
			v_e=straight_table(180-MAZE_OFFSET, v_e,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005afa:	6978      	ldr	r0, [r7, #20]
 8005afc:	ed97 2a01 	vldr	s4, [r7, #4]
 8005b00:	edd7 1a03 	vldr	s3, [r7, #12]
 8005b04:	ed97 1a03 	vldr	s2, [r7, #12]
 8005b08:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8005b0c:	ed9f 0a63 	vldr	s0, [pc, #396]	; 8005c9c <AdatiWayReturn+0xa90>
 8005b10:	f7fc f83a 	bl	8001b88 <straight_table>
 8005b14:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

		}
		if(right_count < front_count && right_count <= left_count
 8005b18:	8bba      	ldrh	r2, [r7, #28]
 8005b1a:	8bfb      	ldrh	r3, [r7, #30]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d21c      	bcs.n	8005b5a <AdatiWayReturn+0x94e>
 8005b20:	8bba      	ldrh	r2, [r7, #28]
 8005b22:	8b3b      	ldrh	r3, [r7, #24]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d818      	bhi.n	8005b5a <AdatiWayReturn+0x94e>
				&& right_count <= back_count){
 8005b28:	8bba      	ldrh	r2, [r7, #28]
 8005b2a:	8b7b      	ldrh	r3, [r7, #26]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d814      	bhi.n	8005b5a <AdatiWayReturn+0x94e>
			//
			mode.WallControlMode=0;
 8005b30:	2300      	movs	r3, #0
 8005b32:	753b      	strb	r3, [r7, #20]
			mode.calMazeMode=0;
 8005b34:	2300      	movs	r3, #0
 8005b36:	75bb      	strb	r3, [r7, #22]
			mode.WallCutMode=1;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	75fb      	strb	r3, [r7, #23]
			slalomR(speed500_exploration.slalom_R, OFF,EXPLORATION);
 8005b3c:	4b58      	ldr	r3, [pc, #352]	; (8005ca0 <AdatiWayReturn+0xa94>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	9202      	str	r2, [sp, #8]
 8005b42:	2200      	movs	r2, #0
 8005b44:	9201      	str	r2, [sp, #4]
 8005b46:	691a      	ldr	r2, [r3, #16]
 8005b48:	9200      	str	r2, [sp, #0]
 8005b4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b4c:	f7fe fbde 	bl	800430c <slalomR>
			direction++;
 8005b50:	4b54      	ldr	r3, [pc, #336]	; (8005ca4 <AdatiWayReturn+0xa98>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3301      	adds	r3, #1
 8005b56:	4a53      	ldr	r2, [pc, #332]	; (8005ca4 <AdatiWayReturn+0xa98>)
 8005b58:	6013      	str	r3, [r2, #0]

		}
		if(left_count < front_count && left_count < right_count
 8005b5a:	8b3a      	ldrh	r2, [r7, #24]
 8005b5c:	8bfb      	ldrh	r3, [r7, #30]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d21d      	bcs.n	8005b9e <AdatiWayReturn+0x992>
 8005b62:	8b3a      	ldrh	r2, [r7, #24]
 8005b64:	8bbb      	ldrh	r3, [r7, #28]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d219      	bcs.n	8005b9e <AdatiWayReturn+0x992>
				&& left_count <= back_count){
 8005b6a:	8b3a      	ldrh	r2, [r7, #24]
 8005b6c:	8b7b      	ldrh	r3, [r7, #26]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d815      	bhi.n	8005b9e <AdatiWayReturn+0x992>
			mode.WallControlMode=0;
 8005b72:	2300      	movs	r3, #0
 8005b74:	753b      	strb	r3, [r7, #20]
			mode.calMazeMode=0;
 8005b76:	2300      	movs	r3, #0
 8005b78:	75bb      	strb	r3, [r7, #22]
			mode.WallCutMode=1;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	75fb      	strb	r3, [r7, #23]
			slalomL(speed500_exploration.slalom_L, OFF,EXPLORATION);
 8005b7e:	4b48      	ldr	r3, [pc, #288]	; (8005ca0 <AdatiWayReturn+0xa94>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	9202      	str	r2, [sp, #8]
 8005b84:	2200      	movs	r2, #0
 8005b86:	9201      	str	r2, [sp, #4]
 8005b88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b8a:	9200      	str	r2, [sp, #0]
 8005b8c:	3314      	adds	r3, #20
 8005b8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b90:	f7fe fd08 	bl	80045a4 <slalomL>
			direction--;
 8005b94:	4b43      	ldr	r3, [pc, #268]	; (8005ca4 <AdatiWayReturn+0xa98>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	4a42      	ldr	r2, [pc, #264]	; (8005ca4 <AdatiWayReturn+0xa98>)
 8005b9c:	6013      	str	r3, [r2, #0]
		}
		if(back_count < front_count && back_count < right_count
 8005b9e:	8b7a      	ldrh	r2, [r7, #26]
 8005ba0:	8bfb      	ldrh	r3, [r7, #30]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	f080 80f8 	bcs.w	8005d98 <AdatiWayReturn+0xb8c>
 8005ba8:	8b7a      	ldrh	r2, [r7, #26]
 8005baa:	8bbb      	ldrh	r3, [r7, #28]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	f080 80f3 	bcs.w	8005d98 <AdatiWayReturn+0xb8c>
				&& back_count < left_count){
 8005bb2:	8b7a      	ldrh	r2, [r7, #26]
 8005bb4:	8b3b      	ldrh	r3, [r7, #24]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	f080 80ee 	bcs.w	8005d98 <AdatiWayReturn+0xb8c>

			if (front_wall){
 8005bbc:	4b34      	ldr	r3, [pc, #208]	; (8005c90 <AdatiWayReturn+0xa84>)
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8083 	beq.w	8005ccc <AdatiWayReturn+0xac0>
				mode.WallControlMode=0;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=0;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=0;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	75fb      	strb	r3, [r7, #23]
				v_e=straight_table(90-MAZE_OFFSET, v_e,100,input_StraightVelocity,input_StraightAcceleration, mode);
 8005bd2:	6978      	ldr	r0, [r7, #20]
 8005bd4:	ed97 2a01 	vldr	s4, [r7, #4]
 8005bd8:	edd7 1a03 	vldr	s3, [r7, #12]
 8005bdc:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8005cac <AdatiWayReturn+0xaa0>
 8005be0:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8005be4:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8005cb0 <AdatiWayReturn+0xaa4>
 8005be8:	f7fb ffce 	bl	8001b88 <straight_table>
 8005bec:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
				pl_motor_stop();
 8005bf0:	f7fc fdc8 	bl	8002784 <pl_motor_stop>
				wait_ms(300);
 8005bf4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005bf8:	f7fd ffd2 	bl	8003ba0 <wait_ms>
				pl_motor_start();
 8005bfc:	f7fc fdae 	bl	800275c <pl_motor_start>
				v_ea=turning_table(180, 120,120,input_TurningVelocity,input_TurningAcceleration);
 8005c00:	ed97 2a00 	vldr	s4, [r7]
 8005c04:	edd7 1a02 	vldr	s3, [r7, #8]
 8005c08:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 8005cc4 <AdatiWayReturn+0xab8>
 8005c0c:	eddf 0a2d 	vldr	s1, [pc, #180]	; 8005cc4 <AdatiWayReturn+0xab8>
 8005c10:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8005cb4 <AdatiWayReturn+0xaa8>
 8005c14:	f7fc f8b2 	bl	8001d7c <turning_table>
 8005c18:	ed87 0a08 	vstr	s0, [r7, #32]
				pl_motor_stop();
 8005c1c:	f7fc fdb2 	bl	8002784 <pl_motor_stop>
				wait_ms(300);
 8005c20:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005c24:	f7fd ffbc 	bl	8003ba0 <wait_ms>
				pl_motor_start();
 8005c28:	f7fc fd98 	bl	800275c <pl_motor_start>
				v_e=straight_table(-90, -v_e,-100,-200,input_StraightAcceleration, mode);
 8005c2c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005c30:	eef1 7a67 	vneg.f32	s15, s15
 8005c34:	6978      	ldr	r0, [r7, #20]
 8005c36:	ed97 2a01 	vldr	s4, [r7, #4]
 8005c3a:	eddf 1a1f 	vldr	s3, [pc, #124]	; 8005cb8 <AdatiWayReturn+0xaac>
 8005c3e:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 8005cbc <AdatiWayReturn+0xab0>
 8005c42:	eef0 0a67 	vmov.f32	s1, s15
 8005c46:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8005ca8 <AdatiWayReturn+0xa9c>
 8005c4a:	f7fb ff9d 	bl	8001b88 <straight_table>
 8005c4e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
				pl_motor_stop();
 8005c52:	f7fc fd97 	bl	8002784 <pl_motor_stop>
				wait_ms(600);
 8005c56:	f44f 7016 	mov.w	r0, #600	; 0x258
 8005c5a:	f7fd ffa1 	bl	8003ba0 <wait_ms>
				mode.WallControlMode=1;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	753b      	strb	r3, [r7, #20]
				pl_motor_start();
 8005c62:	f7fc fd7b 	bl	800275c <pl_motor_start>
				v_e=straight_table(90+BACK_TO_CENTER, 120,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005c66:	6978      	ldr	r0, [r7, #20]
 8005c68:	ed97 2a01 	vldr	s4, [r7, #4]
 8005c6c:	edd7 1a03 	vldr	s3, [r7, #12]
 8005c70:	ed97 1a03 	vldr	s2, [r7, #12]
 8005c74:	eddf 0a13 	vldr	s1, [pc, #76]	; 8005cc4 <AdatiWayReturn+0xab8>
 8005c78:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8005cc8 <AdatiWayReturn+0xabc>
 8005c7c:	f7fb ff84 	bl	8001b88 <straight_table>
 8005c80:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
				direction = direction + 2;
 8005c84:	4b07      	ldr	r3, [pc, #28]	; (8005ca4 <AdatiWayReturn+0xa98>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3302      	adds	r3, #2
 8005c8a:	4a06      	ldr	r2, [pc, #24]	; (8005ca4 <AdatiWayReturn+0xa98>)
 8005c8c:	6013      	str	r3, [r2, #0]
 8005c8e:	e083      	b.n	8005d98 <AdatiWayReturn+0xb8c>
 8005c90:	20000f5c 	.word	0x20000f5c
 8005c94:	20000f5d 	.word	0x20000f5d
 8005c98:	20000f5e 	.word	0x20000f5e
 8005c9c:	43200000 	.word	0x43200000
 8005ca0:	20000a50 	.word	0x20000a50
 8005ca4:	20000f58 	.word	0x20000f58
 8005ca8:	c2b40000 	.word	0xc2b40000
 8005cac:	42c80000 	.word	0x42c80000
 8005cb0:	428c0000 	.word	0x428c0000
 8005cb4:	43340000 	.word	0x43340000
 8005cb8:	c3480000 	.word	0xc3480000
 8005cbc:	c2c80000 	.word	0xc2c80000
 8005cc0:	c1f40000 	.word	0xc1f40000
 8005cc4:	42f00000 	.word	0x42f00000
 8005cc8:	42f10000 	.word	0x42f10000
			}else{
				mode.WallControlMode=0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	753b      	strb	r3, [r7, #20]
				mode.calMazeMode=0;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	75bb      	strb	r3, [r7, #22]
				mode.WallCutMode=0;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	75fb      	strb	r3, [r7, #23]
				pl_motor_start();
 8005cd8:	f7fc fd40 	bl	800275c <pl_motor_start>
				v_e=straight_table(90-MAZE_OFFSET, v_e,100,input_StraightVelocity,input_StraightAcceleration, mode);
 8005cdc:	6978      	ldr	r0, [r7, #20]
 8005cde:	ed97 2a01 	vldr	s4, [r7, #4]
 8005ce2:	edd7 1a03 	vldr	s3, [r7, #12]
 8005ce6:	ed1f 1a0f 	vldr	s2, [pc, #-60]	; 8005cac <AdatiWayReturn+0xaa0>
 8005cea:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8005cee:	ed1f 0a10 	vldr	s0, [pc, #-64]	; 8005cb0 <AdatiWayReturn+0xaa4>
 8005cf2:	f7fb ff49 	bl	8001b88 <straight_table>
 8005cf6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
				pl_motor_stop();
 8005cfa:	f7fc fd43 	bl	8002784 <pl_motor_stop>
				wait_ms(300);
 8005cfe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005d02:	f7fd ff4d 	bl	8003ba0 <wait_ms>
				pl_motor_start();
 8005d06:	f7fc fd29 	bl	800275c <pl_motor_start>
				v_ea=turning_table(180, 120,120,input_TurningVelocity,input_TurningAcceleration);
 8005d0a:	ed97 2a00 	vldr	s4, [r7]
 8005d0e:	edd7 1a02 	vldr	s3, [r7, #8]
 8005d12:	ed1f 1a14 	vldr	s2, [pc, #-80]	; 8005cc4 <AdatiWayReturn+0xab8>
 8005d16:	ed5f 0a15 	vldr	s1, [pc, #-84]	; 8005cc4 <AdatiWayReturn+0xab8>
 8005d1a:	ed1f 0a1a 	vldr	s0, [pc, #-104]	; 8005cb4 <AdatiWayReturn+0xaa8>
 8005d1e:	f7fc f82d 	bl	8001d7c <turning_table>
 8005d22:	ed87 0a08 	vstr	s0, [r7, #32]
				pl_motor_stop();
 8005d26:	f7fc fd2d 	bl	8002784 <pl_motor_stop>
				wait_ms(300);
 8005d2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005d2e:	f7fd ff37 	bl	8003ba0 <wait_ms>
				pl_motor_start();
 8005d32:	f7fc fd13 	bl	800275c <pl_motor_start>
				v_e=straight_table(-BACK_TO_CENTER, -v_e,-100,-200,input_StraightAcceleration, mode);
 8005d36:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005d3a:	eef1 7a67 	vneg.f32	s15, s15
 8005d3e:	6978      	ldr	r0, [r7, #20]
 8005d40:	ed97 2a01 	vldr	s4, [r7, #4]
 8005d44:	ed5f 1a24 	vldr	s3, [pc, #-144]	; 8005cb8 <AdatiWayReturn+0xaac>
 8005d48:	ed1f 1a24 	vldr	s2, [pc, #-144]	; 8005cbc <AdatiWayReturn+0xab0>
 8005d4c:	eef0 0a67 	vmov.f32	s1, s15
 8005d50:	ed1f 0a25 	vldr	s0, [pc, #-148]	; 8005cc0 <AdatiWayReturn+0xab4>
 8005d54:	f7fb ff18 	bl	8001b88 <straight_table>
 8005d58:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
				pl_motor_stop();
 8005d5c:	f7fc fd12 	bl	8002784 <pl_motor_stop>
				wait_ms(600);
 8005d60:	f44f 7016 	mov.w	r0, #600	; 0x258
 8005d64:	f7fd ff1c 	bl	8003ba0 <wait_ms>
				mode.WallControlMode=1;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	753b      	strb	r3, [r7, #20]
				pl_motor_start();
 8005d6c:	f7fc fcf6 	bl	800275c <pl_motor_start>
				v_e=straight_table(90+BACK_TO_CENTER, 120,input_StraightVelocity,input_StraightVelocity,input_StraightAcceleration, mode);
 8005d70:	6978      	ldr	r0, [r7, #20]
 8005d72:	ed97 2a01 	vldr	s4, [r7, #4]
 8005d76:	edd7 1a03 	vldr	s3, [r7, #12]
 8005d7a:	ed97 1a03 	vldr	s2, [r7, #12]
 8005d7e:	ed5f 0a2f 	vldr	s1, [pc, #-188]	; 8005cc4 <AdatiWayReturn+0xab8>
 8005d82:	ed1f 0a2f 	vldr	s0, [pc, #-188]	; 8005cc8 <AdatiWayReturn+0xabc>
 8005d86:	f7fb feff 	bl	8001b88 <straight_table>
 8005d8a:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
				direction = direction + 2;
 8005d8e:	4b1b      	ldr	r3, [pc, #108]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3302      	adds	r3, #2
 8005d94:	4a19      	ldr	r2, [pc, #100]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005d96:	6013      	str	r3, [r2, #0]
			}

		}


		if (direction == 5) {
 8005d98:	4b18      	ldr	r3, [pc, #96]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b05      	cmp	r3, #5
 8005d9e:	d102      	bne.n	8005da6 <AdatiWayReturn+0xb9a>
			direction = 1;
 8005da0:	4b16      	ldr	r3, [pc, #88]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005da2:	2201      	movs	r2, #1
 8005da4:	601a      	str	r2, [r3, #0]
		}
		if (direction == 6) {
 8005da6:	4b15      	ldr	r3, [pc, #84]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b06      	cmp	r3, #6
 8005dac:	d102      	bne.n	8005db4 <AdatiWayReturn+0xba8>
			direction = 2;
 8005dae:	4b13      	ldr	r3, [pc, #76]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005db0:	2202      	movs	r2, #2
 8005db2:	601a      	str	r2, [r3, #0]
		}
		if (direction == 0) {
 8005db4:	4b11      	ldr	r3, [pc, #68]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d102      	bne.n	8005dc2 <AdatiWayReturn+0xbb6>
			direction = 4;
 8005dbc:	4b0f      	ldr	r3, [pc, #60]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005dbe:	2204      	movs	r2, #4
 8005dc0:	601a      	str	r2, [r3, #0]
		}
		if (direction == -1) {
 8005dc2:	4b0e      	ldr	r3, [pc, #56]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dca:	f47f ada2 	bne.w	8005912 <AdatiWayReturn+0x706>
			direction = 3;
 8005dce:	4b0b      	ldr	r3, [pc, #44]	; (8005dfc <AdatiWayReturn+0xbf0>)
 8005dd0:	2203      	movs	r2, #3
 8005dd2:	601a      	str	r2, [r3, #0]
		update_coordinate();
 8005dd4:	e59d      	b.n	8005912 <AdatiWayReturn+0x706>
			break;
 8005dd6:	bf00      	nop
 8005dd8:	e000      	b.n	8005ddc <AdatiWayReturn+0xbd0>
			break;
 8005dda:	bf00      	nop
//			}
//			while (green_switch == 0) {
//			}

	}
	pl_motor_stop();
 8005ddc:	f7fc fcd2 	bl	8002784 <pl_motor_stop>
	wait_ms(500);
 8005de0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005de4:	f7fd fedc 	bl	8003ba0 <wait_ms>
	pl_motor_standby(0);
 8005de8:	2000      	movs	r0, #0
 8005dea:	f7fc fc4d 	bl	8002688 <pl_motor_standby>
	maze_display();
 8005dee:	f000 ff67 	bl	8006cc0 <maze_display>


}
 8005df2:	bf00      	nop
 8005df4:	3728      	adds	r7, #40	; 0x28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20000f58 	.word	0x20000f58

08005e00 <update_coordinate>:

void update_coordinate(void){
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
// int direction,int *x_coordinate,int *y_coordinate
	switch (direction) {
 8005e04:	4b16      	ldr	r3, [pc, #88]	; (8005e60 <update_coordinate+0x60>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d822      	bhi.n	8005e54 <update_coordinate+0x54>
 8005e0e:	a201      	add	r2, pc, #4	; (adr r2, 8005e14 <update_coordinate+0x14>)
 8005e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e14:	08005e25 	.word	0x08005e25
 8005e18:	08005e31 	.word	0x08005e31
 8005e1c:	08005e3d 	.word	0x08005e3d
 8005e20:	08005e49 	.word	0x08005e49
	case 1://
		y = y + 1;
 8005e24:	4b0f      	ldr	r3, [pc, #60]	; (8005e64 <update_coordinate+0x64>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	4a0e      	ldr	r2, [pc, #56]	; (8005e64 <update_coordinate+0x64>)
 8005e2c:	6013      	str	r3, [r2, #0]
		break;
 8005e2e:	e011      	b.n	8005e54 <update_coordinate+0x54>
	case 2://
		x = x + 1;
 8005e30:	4b0d      	ldr	r3, [pc, #52]	; (8005e68 <update_coordinate+0x68>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	3301      	adds	r3, #1
 8005e36:	4a0c      	ldr	r2, [pc, #48]	; (8005e68 <update_coordinate+0x68>)
 8005e38:	6013      	str	r3, [r2, #0]
		break;
 8005e3a:	e00b      	b.n	8005e54 <update_coordinate+0x54>
	case 3://
		y = y - 1;
 8005e3c:	4b09      	ldr	r3, [pc, #36]	; (8005e64 <update_coordinate+0x64>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	3b01      	subs	r3, #1
 8005e42:	4a08      	ldr	r2, [pc, #32]	; (8005e64 <update_coordinate+0x64>)
 8005e44:	6013      	str	r3, [r2, #0]
		break;
 8005e46:	e005      	b.n	8005e54 <update_coordinate+0x54>
	case 4://
		x = x - 1;
 8005e48:	4b07      	ldr	r3, [pc, #28]	; (8005e68 <update_coordinate+0x68>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	4a06      	ldr	r2, [pc, #24]	; (8005e68 <update_coordinate+0x68>)
 8005e50:	6013      	str	r3, [r2, #0]
		break;
 8005e52:	bf00      	nop
	}

}
 8005e54:	bf00      	nop
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	20000f58 	.word	0x20000f58
 8005e64:	20000f54 	.word	0x20000f54
 8005e68:	20000f50 	.word	0x20000f50

08005e6c <update_wall>:

//kokomade

}

void update_wall(void){
 8005e6c:	b480      	push	{r7}
 8005e6e:	af00      	add	r7, sp, #0


	switch (direction) {
 8005e70:	4b5e      	ldr	r3, [pc, #376]	; (8005fec <update_wall+0x180>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3b01      	subs	r3, #1
 8005e76:	2b03      	cmp	r3, #3
 8005e78:	f200 82f7 	bhi.w	800646a <update_wall+0x5fe>
 8005e7c:	a201      	add	r2, pc, #4	; (adr r2, 8005e84 <update_wall+0x18>)
 8005e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e82:	bf00      	nop
 8005e84:	08005e95 	.word	0x08005e95
 8005e88:	08006009 	.word	0x08006009
 8005e8c:	08006181 	.word	0x08006181
 8005e90:	080062f9 	.word	0x080062f9
	case 1:
		if (y <= 14) {
 8005e94:	4b56      	ldr	r3, [pc, #344]	; (8005ff0 <update_wall+0x184>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b0e      	cmp	r3, #14
 8005e9a:	dc35      	bgt.n	8005f08 <update_wall+0x9c>
			wall.column_look[y] = wall.column_look[y] | (1 << x);
 8005e9c:	4b54      	ldr	r3, [pc, #336]	; (8005ff0 <update_wall+0x184>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a54      	ldr	r2, [pc, #336]	; (8005ff4 <update_wall+0x188>)
 8005ea2:	332c      	adds	r3, #44	; 0x2c
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	4413      	add	r3, r2
 8005ea8:	885b      	ldrh	r3, [r3, #2]
 8005eaa:	b21a      	sxth	r2, r3
 8005eac:	4b52      	ldr	r3, [pc, #328]	; (8005ff8 <update_wall+0x18c>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb6:	b21b      	sxth	r3, r3
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	b21a      	sxth	r2, r3
 8005ebc:	4b4c      	ldr	r3, [pc, #304]	; (8005ff0 <update_wall+0x184>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	b291      	uxth	r1, r2
 8005ec2:	4a4c      	ldr	r2, [pc, #304]	; (8005ff4 <update_wall+0x188>)
 8005ec4:	332c      	adds	r3, #44	; 0x2c
 8005ec6:	005b      	lsls	r3, r3, #1
 8005ec8:	4413      	add	r3, r2
 8005eca:	460a      	mov	r2, r1
 8005ecc:	805a      	strh	r2, [r3, #2]
			if(front_wall){wall.column[y] = wall.column[y] | (1 << x);}
 8005ece:	4b4b      	ldr	r3, [pc, #300]	; (8005ffc <update_wall+0x190>)
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d018      	beq.n	8005f08 <update_wall+0x9c>
 8005ed6:	4b46      	ldr	r3, [pc, #280]	; (8005ff0 <update_wall+0x184>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a46      	ldr	r2, [pc, #280]	; (8005ff4 <update_wall+0x188>)
 8005edc:	330c      	adds	r3, #12
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	4413      	add	r3, r2
 8005ee2:	88db      	ldrh	r3, [r3, #6]
 8005ee4:	b21a      	sxth	r2, r3
 8005ee6:	4b44      	ldr	r3, [pc, #272]	; (8005ff8 <update_wall+0x18c>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2101      	movs	r1, #1
 8005eec:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef0:	b21b      	sxth	r3, r3
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	b21a      	sxth	r2, r3
 8005ef6:	4b3e      	ldr	r3, [pc, #248]	; (8005ff0 <update_wall+0x184>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	b291      	uxth	r1, r2
 8005efc:	4a3d      	ldr	r2, [pc, #244]	; (8005ff4 <update_wall+0x188>)
 8005efe:	330c      	adds	r3, #12
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	4413      	add	r3, r2
 8005f04:	460a      	mov	r2, r1
 8005f06:	80da      	strh	r2, [r3, #6]
		}

		if (x >= 1) {
 8005f08:	4b3b      	ldr	r3, [pc, #236]	; (8005ff8 <update_wall+0x18c>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	dd34      	ble.n	8005f7a <update_wall+0x10e>
			wall.row_look[x - 1] = wall.row_look[x - 1] | (1 << y);
 8005f10:	4b39      	ldr	r3, [pc, #228]	; (8005ff8 <update_wall+0x18c>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3b01      	subs	r3, #1
 8005f16:	4a37      	ldr	r2, [pc, #220]	; (8005ff4 <update_wall+0x188>)
 8005f18:	331c      	adds	r3, #28
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	4413      	add	r3, r2
 8005f1e:	889b      	ldrh	r3, [r3, #4]
 8005f20:	b21a      	sxth	r2, r3
 8005f22:	4b33      	ldr	r3, [pc, #204]	; (8005ff0 <update_wall+0x184>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2101      	movs	r1, #1
 8005f28:	fa01 f303 	lsl.w	r3, r1, r3
 8005f2c:	b21b      	sxth	r3, r3
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	b21a      	sxth	r2, r3
 8005f32:	4b31      	ldr	r3, [pc, #196]	; (8005ff8 <update_wall+0x18c>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	3b01      	subs	r3, #1
 8005f38:	b291      	uxth	r1, r2
 8005f3a:	4a2e      	ldr	r2, [pc, #184]	; (8005ff4 <update_wall+0x188>)
 8005f3c:	331c      	adds	r3, #28
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	4413      	add	r3, r2
 8005f42:	460a      	mov	r2, r1
 8005f44:	809a      	strh	r2, [r3, #4]
			if(left_wall){wall.row[x - 1] = wall.row[x - 1] | (1 << y);}
 8005f46:	4b2e      	ldr	r3, [pc, #184]	; (8006000 <update_wall+0x194>)
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d015      	beq.n	8005f7a <update_wall+0x10e>
 8005f4e:	4b2a      	ldr	r3, [pc, #168]	; (8005ff8 <update_wall+0x18c>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	4a27      	ldr	r2, [pc, #156]	; (8005ff4 <update_wall+0x188>)
 8005f56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f5a:	b21a      	sxth	r2, r3
 8005f5c:	4b24      	ldr	r3, [pc, #144]	; (8005ff0 <update_wall+0x184>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2101      	movs	r1, #1
 8005f62:	fa01 f303 	lsl.w	r3, r1, r3
 8005f66:	b21b      	sxth	r3, r3
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	b21a      	sxth	r2, r3
 8005f6c:	4b22      	ldr	r3, [pc, #136]	; (8005ff8 <update_wall+0x18c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	3b01      	subs	r3, #1
 8005f72:	b291      	uxth	r1, r2
 8005f74:	4a1f      	ldr	r2, [pc, #124]	; (8005ff4 <update_wall+0x188>)
 8005f76:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		if (x <= 14) {
 8005f7a:	4b1f      	ldr	r3, [pc, #124]	; (8005ff8 <update_wall+0x18c>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b0e      	cmp	r3, #14
 8005f80:	f300 826c 	bgt.w	800645c <update_wall+0x5f0>
			wall.row_look[x] = wall.row_look[x] | (1 << y);
 8005f84:	4b1c      	ldr	r3, [pc, #112]	; (8005ff8 <update_wall+0x18c>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a1a      	ldr	r2, [pc, #104]	; (8005ff4 <update_wall+0x188>)
 8005f8a:	331c      	adds	r3, #28
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	4413      	add	r3, r2
 8005f90:	889b      	ldrh	r3, [r3, #4]
 8005f92:	b21a      	sxth	r2, r3
 8005f94:	4b16      	ldr	r3, [pc, #88]	; (8005ff0 <update_wall+0x184>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2101      	movs	r1, #1
 8005f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f9e:	b21b      	sxth	r3, r3
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	b21a      	sxth	r2, r3
 8005fa4:	4b14      	ldr	r3, [pc, #80]	; (8005ff8 <update_wall+0x18c>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	b291      	uxth	r1, r2
 8005faa:	4a12      	ldr	r2, [pc, #72]	; (8005ff4 <update_wall+0x188>)
 8005fac:	331c      	adds	r3, #28
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	4413      	add	r3, r2
 8005fb2:	460a      	mov	r2, r1
 8005fb4:	809a      	strh	r2, [r3, #4]
			if(right_wall){wall.row[x] = wall.row[x] | (1 << y);}
 8005fb6:	4b13      	ldr	r3, [pc, #76]	; (8006004 <update_wall+0x198>)
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 824e 	beq.w	800645c <update_wall+0x5f0>
 8005fc0:	4b0d      	ldr	r3, [pc, #52]	; (8005ff8 <update_wall+0x18c>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a0b      	ldr	r2, [pc, #44]	; (8005ff4 <update_wall+0x188>)
 8005fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fca:	b21a      	sxth	r2, r3
 8005fcc:	4b08      	ldr	r3, [pc, #32]	; (8005ff0 <update_wall+0x184>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd6:	b21b      	sxth	r3, r3
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	b21a      	sxth	r2, r3
 8005fdc:	4b06      	ldr	r3, [pc, #24]	; (8005ff8 <update_wall+0x18c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	b291      	uxth	r1, r2
 8005fe2:	4a04      	ldr	r2, [pc, #16]	; (8005ff4 <update_wall+0x188>)
 8005fe4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		break;
 8005fe8:	e238      	b.n	800645c <update_wall+0x5f0>
 8005fea:	bf00      	nop
 8005fec:	20000f58 	.word	0x20000f58
 8005ff0:	20000f54 	.word	0x20000f54
 8005ff4:	20000f60 	.word	0x20000f60
 8005ff8:	20000f50 	.word	0x20000f50
 8005ffc:	20000f5c 	.word	0x20000f5c
 8006000:	20000f5e 	.word	0x20000f5e
 8006004:	20000f5d 	.word	0x20000f5d
	case 2:
		if (x <= 14) {
 8006008:	4b57      	ldr	r3, [pc, #348]	; (8006168 <update_wall+0x2fc>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b0e      	cmp	r3, #14
 800600e:	dc30      	bgt.n	8006072 <update_wall+0x206>
			wall.row_look[x] = wall.row_look[x] | (1 << y);
 8006010:	4b55      	ldr	r3, [pc, #340]	; (8006168 <update_wall+0x2fc>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a55      	ldr	r2, [pc, #340]	; (800616c <update_wall+0x300>)
 8006016:	331c      	adds	r3, #28
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	4413      	add	r3, r2
 800601c:	889b      	ldrh	r3, [r3, #4]
 800601e:	b21a      	sxth	r2, r3
 8006020:	4b53      	ldr	r3, [pc, #332]	; (8006170 <update_wall+0x304>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2101      	movs	r1, #1
 8006026:	fa01 f303 	lsl.w	r3, r1, r3
 800602a:	b21b      	sxth	r3, r3
 800602c:	4313      	orrs	r3, r2
 800602e:	b21a      	sxth	r2, r3
 8006030:	4b4d      	ldr	r3, [pc, #308]	; (8006168 <update_wall+0x2fc>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	b291      	uxth	r1, r2
 8006036:	4a4d      	ldr	r2, [pc, #308]	; (800616c <update_wall+0x300>)
 8006038:	331c      	adds	r3, #28
 800603a:	005b      	lsls	r3, r3, #1
 800603c:	4413      	add	r3, r2
 800603e:	460a      	mov	r2, r1
 8006040:	809a      	strh	r2, [r3, #4]
			if(front_wall){wall.row[x] = wall.row[x] | (1 << y);}
 8006042:	4b4c      	ldr	r3, [pc, #304]	; (8006174 <update_wall+0x308>)
 8006044:	781b      	ldrb	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d013      	beq.n	8006072 <update_wall+0x206>
 800604a:	4b47      	ldr	r3, [pc, #284]	; (8006168 <update_wall+0x2fc>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a47      	ldr	r2, [pc, #284]	; (800616c <update_wall+0x300>)
 8006050:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006054:	b21a      	sxth	r2, r3
 8006056:	4b46      	ldr	r3, [pc, #280]	; (8006170 <update_wall+0x304>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2101      	movs	r1, #1
 800605c:	fa01 f303 	lsl.w	r3, r1, r3
 8006060:	b21b      	sxth	r3, r3
 8006062:	4313      	orrs	r3, r2
 8006064:	b21a      	sxth	r2, r3
 8006066:	4b40      	ldr	r3, [pc, #256]	; (8006168 <update_wall+0x2fc>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	b291      	uxth	r1, r2
 800606c:	4a3f      	ldr	r2, [pc, #252]	; (800616c <update_wall+0x300>)
 800606e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		if (y <= 14) {
 8006072:	4b3f      	ldr	r3, [pc, #252]	; (8006170 <update_wall+0x304>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b0e      	cmp	r3, #14
 8006078:	dc35      	bgt.n	80060e6 <update_wall+0x27a>
			wall.column_look[y] = wall.column_look[y] | (1 << x);
 800607a:	4b3d      	ldr	r3, [pc, #244]	; (8006170 <update_wall+0x304>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a3b      	ldr	r2, [pc, #236]	; (800616c <update_wall+0x300>)
 8006080:	332c      	adds	r3, #44	; 0x2c
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	4413      	add	r3, r2
 8006086:	885b      	ldrh	r3, [r3, #2]
 8006088:	b21a      	sxth	r2, r3
 800608a:	4b37      	ldr	r3, [pc, #220]	; (8006168 <update_wall+0x2fc>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2101      	movs	r1, #1
 8006090:	fa01 f303 	lsl.w	r3, r1, r3
 8006094:	b21b      	sxth	r3, r3
 8006096:	4313      	orrs	r3, r2
 8006098:	b21a      	sxth	r2, r3
 800609a:	4b35      	ldr	r3, [pc, #212]	; (8006170 <update_wall+0x304>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	b291      	uxth	r1, r2
 80060a0:	4a32      	ldr	r2, [pc, #200]	; (800616c <update_wall+0x300>)
 80060a2:	332c      	adds	r3, #44	; 0x2c
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	4413      	add	r3, r2
 80060a8:	460a      	mov	r2, r1
 80060aa:	805a      	strh	r2, [r3, #2]
			if(left_wall){wall.column[y] = wall.column[y] | (1 << x);}
 80060ac:	4b32      	ldr	r3, [pc, #200]	; (8006178 <update_wall+0x30c>)
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d018      	beq.n	80060e6 <update_wall+0x27a>
 80060b4:	4b2e      	ldr	r3, [pc, #184]	; (8006170 <update_wall+0x304>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a2c      	ldr	r2, [pc, #176]	; (800616c <update_wall+0x300>)
 80060ba:	330c      	adds	r3, #12
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	4413      	add	r3, r2
 80060c0:	88db      	ldrh	r3, [r3, #6]
 80060c2:	b21a      	sxth	r2, r3
 80060c4:	4b28      	ldr	r3, [pc, #160]	; (8006168 <update_wall+0x2fc>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2101      	movs	r1, #1
 80060ca:	fa01 f303 	lsl.w	r3, r1, r3
 80060ce:	b21b      	sxth	r3, r3
 80060d0:	4313      	orrs	r3, r2
 80060d2:	b21a      	sxth	r2, r3
 80060d4:	4b26      	ldr	r3, [pc, #152]	; (8006170 <update_wall+0x304>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	b291      	uxth	r1, r2
 80060da:	4a24      	ldr	r2, [pc, #144]	; (800616c <update_wall+0x300>)
 80060dc:	330c      	adds	r3, #12
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	4413      	add	r3, r2
 80060e2:	460a      	mov	r2, r1
 80060e4:	80da      	strh	r2, [r3, #6]
		}

		if (y >= 1) {
 80060e6:	4b22      	ldr	r3, [pc, #136]	; (8006170 <update_wall+0x304>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f340 81b8 	ble.w	8006460 <update_wall+0x5f4>
			wall.column_look[y - 1] = wall.column_look[y - 1] | (1 << x);
 80060f0:	4b1f      	ldr	r3, [pc, #124]	; (8006170 <update_wall+0x304>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	3b01      	subs	r3, #1
 80060f6:	4a1d      	ldr	r2, [pc, #116]	; (800616c <update_wall+0x300>)
 80060f8:	332c      	adds	r3, #44	; 0x2c
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	4413      	add	r3, r2
 80060fe:	885b      	ldrh	r3, [r3, #2]
 8006100:	b21a      	sxth	r2, r3
 8006102:	4b19      	ldr	r3, [pc, #100]	; (8006168 <update_wall+0x2fc>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2101      	movs	r1, #1
 8006108:	fa01 f303 	lsl.w	r3, r1, r3
 800610c:	b21b      	sxth	r3, r3
 800610e:	4313      	orrs	r3, r2
 8006110:	b21a      	sxth	r2, r3
 8006112:	4b17      	ldr	r3, [pc, #92]	; (8006170 <update_wall+0x304>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	3b01      	subs	r3, #1
 8006118:	b291      	uxth	r1, r2
 800611a:	4a14      	ldr	r2, [pc, #80]	; (800616c <update_wall+0x300>)
 800611c:	332c      	adds	r3, #44	; 0x2c
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	4413      	add	r3, r2
 8006122:	460a      	mov	r2, r1
 8006124:	805a      	strh	r2, [r3, #2]
			if(right_wall){wall.column[y - 1] = wall.column[y - 1] | (1 << x);}
 8006126:	4b15      	ldr	r3, [pc, #84]	; (800617c <update_wall+0x310>)
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 8198 	beq.w	8006460 <update_wall+0x5f4>
 8006130:	4b0f      	ldr	r3, [pc, #60]	; (8006170 <update_wall+0x304>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	3b01      	subs	r3, #1
 8006136:	4a0d      	ldr	r2, [pc, #52]	; (800616c <update_wall+0x300>)
 8006138:	330c      	adds	r3, #12
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	4413      	add	r3, r2
 800613e:	88db      	ldrh	r3, [r3, #6]
 8006140:	b21a      	sxth	r2, r3
 8006142:	4b09      	ldr	r3, [pc, #36]	; (8006168 <update_wall+0x2fc>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2101      	movs	r1, #1
 8006148:	fa01 f303 	lsl.w	r3, r1, r3
 800614c:	b21b      	sxth	r3, r3
 800614e:	4313      	orrs	r3, r2
 8006150:	b21a      	sxth	r2, r3
 8006152:	4b07      	ldr	r3, [pc, #28]	; (8006170 <update_wall+0x304>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	3b01      	subs	r3, #1
 8006158:	b291      	uxth	r1, r2
 800615a:	4a04      	ldr	r2, [pc, #16]	; (800616c <update_wall+0x300>)
 800615c:	330c      	adds	r3, #12
 800615e:	005b      	lsls	r3, r3, #1
 8006160:	4413      	add	r3, r2
 8006162:	460a      	mov	r2, r1
 8006164:	80da      	strh	r2, [r3, #6]
		}

		break;
 8006166:	e17b      	b.n	8006460 <update_wall+0x5f4>
 8006168:	20000f50 	.word	0x20000f50
 800616c:	20000f60 	.word	0x20000f60
 8006170:	20000f54 	.word	0x20000f54
 8006174:	20000f5c 	.word	0x20000f5c
 8006178:	20000f5e 	.word	0x20000f5e
 800617c:	20000f5d 	.word	0x20000f5d
	case 3:
		if (y >= 1) {
 8006180:	4b57      	ldr	r3, [pc, #348]	; (80062e0 <update_wall+0x474>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	dd39      	ble.n	80061fc <update_wall+0x390>
			wall.column_look[y - 1] = wall.column_look[y - 1] | (1 << x);
 8006188:	4b55      	ldr	r3, [pc, #340]	; (80062e0 <update_wall+0x474>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3b01      	subs	r3, #1
 800618e:	4a55      	ldr	r2, [pc, #340]	; (80062e4 <update_wall+0x478>)
 8006190:	332c      	adds	r3, #44	; 0x2c
 8006192:	005b      	lsls	r3, r3, #1
 8006194:	4413      	add	r3, r2
 8006196:	885b      	ldrh	r3, [r3, #2]
 8006198:	b21a      	sxth	r2, r3
 800619a:	4b53      	ldr	r3, [pc, #332]	; (80062e8 <update_wall+0x47c>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2101      	movs	r1, #1
 80061a0:	fa01 f303 	lsl.w	r3, r1, r3
 80061a4:	b21b      	sxth	r3, r3
 80061a6:	4313      	orrs	r3, r2
 80061a8:	b21a      	sxth	r2, r3
 80061aa:	4b4d      	ldr	r3, [pc, #308]	; (80062e0 <update_wall+0x474>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	b291      	uxth	r1, r2
 80061b2:	4a4c      	ldr	r2, [pc, #304]	; (80062e4 <update_wall+0x478>)
 80061b4:	332c      	adds	r3, #44	; 0x2c
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	4413      	add	r3, r2
 80061ba:	460a      	mov	r2, r1
 80061bc:	805a      	strh	r2, [r3, #2]
			if(front_wall){wall.column[y - 1] = wall.column[y - 1] | (1 << x);}
 80061be:	4b4b      	ldr	r3, [pc, #300]	; (80062ec <update_wall+0x480>)
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d01a      	beq.n	80061fc <update_wall+0x390>
 80061c6:	4b46      	ldr	r3, [pc, #280]	; (80062e0 <update_wall+0x474>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	3b01      	subs	r3, #1
 80061cc:	4a45      	ldr	r2, [pc, #276]	; (80062e4 <update_wall+0x478>)
 80061ce:	330c      	adds	r3, #12
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	88db      	ldrh	r3, [r3, #6]
 80061d6:	b21a      	sxth	r2, r3
 80061d8:	4b43      	ldr	r3, [pc, #268]	; (80062e8 <update_wall+0x47c>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2101      	movs	r1, #1
 80061de:	fa01 f303 	lsl.w	r3, r1, r3
 80061e2:	b21b      	sxth	r3, r3
 80061e4:	4313      	orrs	r3, r2
 80061e6:	b21a      	sxth	r2, r3
 80061e8:	4b3d      	ldr	r3, [pc, #244]	; (80062e0 <update_wall+0x474>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b291      	uxth	r1, r2
 80061f0:	4a3c      	ldr	r2, [pc, #240]	; (80062e4 <update_wall+0x478>)
 80061f2:	330c      	adds	r3, #12
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	4413      	add	r3, r2
 80061f8:	460a      	mov	r2, r1
 80061fa:	80da      	strh	r2, [r3, #6]
		}

		if (x <= 14) {
 80061fc:	4b3a      	ldr	r3, [pc, #232]	; (80062e8 <update_wall+0x47c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2b0e      	cmp	r3, #14
 8006202:	dc30      	bgt.n	8006266 <update_wall+0x3fa>
			wall.row_look[x] = wall.row_look[x] | (1 << y);
 8006204:	4b38      	ldr	r3, [pc, #224]	; (80062e8 <update_wall+0x47c>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a36      	ldr	r2, [pc, #216]	; (80062e4 <update_wall+0x478>)
 800620a:	331c      	adds	r3, #28
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	4413      	add	r3, r2
 8006210:	889b      	ldrh	r3, [r3, #4]
 8006212:	b21a      	sxth	r2, r3
 8006214:	4b32      	ldr	r3, [pc, #200]	; (80062e0 <update_wall+0x474>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2101      	movs	r1, #1
 800621a:	fa01 f303 	lsl.w	r3, r1, r3
 800621e:	b21b      	sxth	r3, r3
 8006220:	4313      	orrs	r3, r2
 8006222:	b21a      	sxth	r2, r3
 8006224:	4b30      	ldr	r3, [pc, #192]	; (80062e8 <update_wall+0x47c>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	b291      	uxth	r1, r2
 800622a:	4a2e      	ldr	r2, [pc, #184]	; (80062e4 <update_wall+0x478>)
 800622c:	331c      	adds	r3, #28
 800622e:	005b      	lsls	r3, r3, #1
 8006230:	4413      	add	r3, r2
 8006232:	460a      	mov	r2, r1
 8006234:	809a      	strh	r2, [r3, #4]
			if(left_wall){wall.row[x] = wall.row[x] | (1 << y);}
 8006236:	4b2e      	ldr	r3, [pc, #184]	; (80062f0 <update_wall+0x484>)
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d013      	beq.n	8006266 <update_wall+0x3fa>
 800623e:	4b2a      	ldr	r3, [pc, #168]	; (80062e8 <update_wall+0x47c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a28      	ldr	r2, [pc, #160]	; (80062e4 <update_wall+0x478>)
 8006244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006248:	b21a      	sxth	r2, r3
 800624a:	4b25      	ldr	r3, [pc, #148]	; (80062e0 <update_wall+0x474>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2101      	movs	r1, #1
 8006250:	fa01 f303 	lsl.w	r3, r1, r3
 8006254:	b21b      	sxth	r3, r3
 8006256:	4313      	orrs	r3, r2
 8006258:	b21a      	sxth	r2, r3
 800625a:	4b23      	ldr	r3, [pc, #140]	; (80062e8 <update_wall+0x47c>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	b291      	uxth	r1, r2
 8006260:	4a20      	ldr	r2, [pc, #128]	; (80062e4 <update_wall+0x478>)
 8006262:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		if (x >= 1) {
 8006266:	4b20      	ldr	r3, [pc, #128]	; (80062e8 <update_wall+0x47c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	f340 80fa 	ble.w	8006464 <update_wall+0x5f8>
			wall.row_look[x - 1] = wall.row_look[x - 1] | (1 << y);
 8006270:	4b1d      	ldr	r3, [pc, #116]	; (80062e8 <update_wall+0x47c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	3b01      	subs	r3, #1
 8006276:	4a1b      	ldr	r2, [pc, #108]	; (80062e4 <update_wall+0x478>)
 8006278:	331c      	adds	r3, #28
 800627a:	005b      	lsls	r3, r3, #1
 800627c:	4413      	add	r3, r2
 800627e:	889b      	ldrh	r3, [r3, #4]
 8006280:	b21a      	sxth	r2, r3
 8006282:	4b17      	ldr	r3, [pc, #92]	; (80062e0 <update_wall+0x474>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2101      	movs	r1, #1
 8006288:	fa01 f303 	lsl.w	r3, r1, r3
 800628c:	b21b      	sxth	r3, r3
 800628e:	4313      	orrs	r3, r2
 8006290:	b21a      	sxth	r2, r3
 8006292:	4b15      	ldr	r3, [pc, #84]	; (80062e8 <update_wall+0x47c>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	3b01      	subs	r3, #1
 8006298:	b291      	uxth	r1, r2
 800629a:	4a12      	ldr	r2, [pc, #72]	; (80062e4 <update_wall+0x478>)
 800629c:	331c      	adds	r3, #28
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	4413      	add	r3, r2
 80062a2:	460a      	mov	r2, r1
 80062a4:	809a      	strh	r2, [r3, #4]
			if(right_wall){wall.row[x - 1] = wall.row[x - 1] | (1 << y);}
 80062a6:	4b13      	ldr	r3, [pc, #76]	; (80062f4 <update_wall+0x488>)
 80062a8:	781b      	ldrb	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f000 80da 	beq.w	8006464 <update_wall+0x5f8>
 80062b0:	4b0d      	ldr	r3, [pc, #52]	; (80062e8 <update_wall+0x47c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3b01      	subs	r3, #1
 80062b6:	4a0b      	ldr	r2, [pc, #44]	; (80062e4 <update_wall+0x478>)
 80062b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062bc:	b21a      	sxth	r2, r3
 80062be:	4b08      	ldr	r3, [pc, #32]	; (80062e0 <update_wall+0x474>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2101      	movs	r1, #1
 80062c4:	fa01 f303 	lsl.w	r3, r1, r3
 80062c8:	b21b      	sxth	r3, r3
 80062ca:	4313      	orrs	r3, r2
 80062cc:	b21a      	sxth	r2, r3
 80062ce:	4b06      	ldr	r3, [pc, #24]	; (80062e8 <update_wall+0x47c>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b291      	uxth	r1, r2
 80062d6:	4a03      	ldr	r2, [pc, #12]	; (80062e4 <update_wall+0x478>)
 80062d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		break;
 80062dc:	e0c2      	b.n	8006464 <update_wall+0x5f8>
 80062de:	bf00      	nop
 80062e0:	20000f54 	.word	0x20000f54
 80062e4:	20000f60 	.word	0x20000f60
 80062e8:	20000f50 	.word	0x20000f50
 80062ec:	20000f5c 	.word	0x20000f5c
 80062f0:	20000f5e 	.word	0x20000f5e
 80062f4:	20000f5d 	.word	0x20000f5d
	case 4:
		if (x >= 1) {
 80062f8:	4b5e      	ldr	r3, [pc, #376]	; (8006474 <update_wall+0x608>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	dd34      	ble.n	800636a <update_wall+0x4fe>
			wall.row_look[x - 1] = wall.row_look[x - 1] | (1 << y);
 8006300:	4b5c      	ldr	r3, [pc, #368]	; (8006474 <update_wall+0x608>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	3b01      	subs	r3, #1
 8006306:	4a5c      	ldr	r2, [pc, #368]	; (8006478 <update_wall+0x60c>)
 8006308:	331c      	adds	r3, #28
 800630a:	005b      	lsls	r3, r3, #1
 800630c:	4413      	add	r3, r2
 800630e:	889b      	ldrh	r3, [r3, #4]
 8006310:	b21a      	sxth	r2, r3
 8006312:	4b5a      	ldr	r3, [pc, #360]	; (800647c <update_wall+0x610>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2101      	movs	r1, #1
 8006318:	fa01 f303 	lsl.w	r3, r1, r3
 800631c:	b21b      	sxth	r3, r3
 800631e:	4313      	orrs	r3, r2
 8006320:	b21a      	sxth	r2, r3
 8006322:	4b54      	ldr	r3, [pc, #336]	; (8006474 <update_wall+0x608>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3b01      	subs	r3, #1
 8006328:	b291      	uxth	r1, r2
 800632a:	4a53      	ldr	r2, [pc, #332]	; (8006478 <update_wall+0x60c>)
 800632c:	331c      	adds	r3, #28
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	4413      	add	r3, r2
 8006332:	460a      	mov	r2, r1
 8006334:	809a      	strh	r2, [r3, #4]
			if(front_wall){wall.row[x - 1] = wall.row[x - 1] | (1 << y);}
 8006336:	4b52      	ldr	r3, [pc, #328]	; (8006480 <update_wall+0x614>)
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d015      	beq.n	800636a <update_wall+0x4fe>
 800633e:	4b4d      	ldr	r3, [pc, #308]	; (8006474 <update_wall+0x608>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	3b01      	subs	r3, #1
 8006344:	4a4c      	ldr	r2, [pc, #304]	; (8006478 <update_wall+0x60c>)
 8006346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800634a:	b21a      	sxth	r2, r3
 800634c:	4b4b      	ldr	r3, [pc, #300]	; (800647c <update_wall+0x610>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2101      	movs	r1, #1
 8006352:	fa01 f303 	lsl.w	r3, r1, r3
 8006356:	b21b      	sxth	r3, r3
 8006358:	4313      	orrs	r3, r2
 800635a:	b21a      	sxth	r2, r3
 800635c:	4b45      	ldr	r3, [pc, #276]	; (8006474 <update_wall+0x608>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	3b01      	subs	r3, #1
 8006362:	b291      	uxth	r1, r2
 8006364:	4a44      	ldr	r2, [pc, #272]	; (8006478 <update_wall+0x60c>)
 8006366:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		if (y >= 1) {
 800636a:	4b44      	ldr	r3, [pc, #272]	; (800647c <update_wall+0x610>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	dd39      	ble.n	80063e6 <update_wall+0x57a>
			wall.column_look[y - 1] = wall.column_look[y - 1] | (1 << x);
 8006372:	4b42      	ldr	r3, [pc, #264]	; (800647c <update_wall+0x610>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	3b01      	subs	r3, #1
 8006378:	4a3f      	ldr	r2, [pc, #252]	; (8006478 <update_wall+0x60c>)
 800637a:	332c      	adds	r3, #44	; 0x2c
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	4413      	add	r3, r2
 8006380:	885b      	ldrh	r3, [r3, #2]
 8006382:	b21a      	sxth	r2, r3
 8006384:	4b3b      	ldr	r3, [pc, #236]	; (8006474 <update_wall+0x608>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2101      	movs	r1, #1
 800638a:	fa01 f303 	lsl.w	r3, r1, r3
 800638e:	b21b      	sxth	r3, r3
 8006390:	4313      	orrs	r3, r2
 8006392:	b21a      	sxth	r2, r3
 8006394:	4b39      	ldr	r3, [pc, #228]	; (800647c <update_wall+0x610>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3b01      	subs	r3, #1
 800639a:	b291      	uxth	r1, r2
 800639c:	4a36      	ldr	r2, [pc, #216]	; (8006478 <update_wall+0x60c>)
 800639e:	332c      	adds	r3, #44	; 0x2c
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	4413      	add	r3, r2
 80063a4:	460a      	mov	r2, r1
 80063a6:	805a      	strh	r2, [r3, #2]
			if(left_wall){wall.column[y - 1] = wall.column[y - 1] | (1 << x);}
 80063a8:	4b36      	ldr	r3, [pc, #216]	; (8006484 <update_wall+0x618>)
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d01a      	beq.n	80063e6 <update_wall+0x57a>
 80063b0:	4b32      	ldr	r3, [pc, #200]	; (800647c <update_wall+0x610>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3b01      	subs	r3, #1
 80063b6:	4a30      	ldr	r2, [pc, #192]	; (8006478 <update_wall+0x60c>)
 80063b8:	330c      	adds	r3, #12
 80063ba:	005b      	lsls	r3, r3, #1
 80063bc:	4413      	add	r3, r2
 80063be:	88db      	ldrh	r3, [r3, #6]
 80063c0:	b21a      	sxth	r2, r3
 80063c2:	4b2c      	ldr	r3, [pc, #176]	; (8006474 <update_wall+0x608>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2101      	movs	r1, #1
 80063c8:	fa01 f303 	lsl.w	r3, r1, r3
 80063cc:	b21b      	sxth	r3, r3
 80063ce:	4313      	orrs	r3, r2
 80063d0:	b21a      	sxth	r2, r3
 80063d2:	4b2a      	ldr	r3, [pc, #168]	; (800647c <update_wall+0x610>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b291      	uxth	r1, r2
 80063da:	4a27      	ldr	r2, [pc, #156]	; (8006478 <update_wall+0x60c>)
 80063dc:	330c      	adds	r3, #12
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	4413      	add	r3, r2
 80063e2:	460a      	mov	r2, r1
 80063e4:	80da      	strh	r2, [r3, #6]
		}

		if (y <= 14) {
 80063e6:	4b25      	ldr	r3, [pc, #148]	; (800647c <update_wall+0x610>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b0e      	cmp	r3, #14
 80063ec:	dc3c      	bgt.n	8006468 <update_wall+0x5fc>
			wall.column_look[y] = wall.column_look[y] | (1 << x);
 80063ee:	4b23      	ldr	r3, [pc, #140]	; (800647c <update_wall+0x610>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a21      	ldr	r2, [pc, #132]	; (8006478 <update_wall+0x60c>)
 80063f4:	332c      	adds	r3, #44	; 0x2c
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	4413      	add	r3, r2
 80063fa:	885b      	ldrh	r3, [r3, #2]
 80063fc:	b21a      	sxth	r2, r3
 80063fe:	4b1d      	ldr	r3, [pc, #116]	; (8006474 <update_wall+0x608>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2101      	movs	r1, #1
 8006404:	fa01 f303 	lsl.w	r3, r1, r3
 8006408:	b21b      	sxth	r3, r3
 800640a:	4313      	orrs	r3, r2
 800640c:	b21a      	sxth	r2, r3
 800640e:	4b1b      	ldr	r3, [pc, #108]	; (800647c <update_wall+0x610>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	b291      	uxth	r1, r2
 8006414:	4a18      	ldr	r2, [pc, #96]	; (8006478 <update_wall+0x60c>)
 8006416:	332c      	adds	r3, #44	; 0x2c
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	4413      	add	r3, r2
 800641c:	460a      	mov	r2, r1
 800641e:	805a      	strh	r2, [r3, #2]
			if(right_wall){wall.column[y] = wall.column[y] | (1 << x);}
 8006420:	4b19      	ldr	r3, [pc, #100]	; (8006488 <update_wall+0x61c>)
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d01f      	beq.n	8006468 <update_wall+0x5fc>
 8006428:	4b14      	ldr	r3, [pc, #80]	; (800647c <update_wall+0x610>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a12      	ldr	r2, [pc, #72]	; (8006478 <update_wall+0x60c>)
 800642e:	330c      	adds	r3, #12
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	4413      	add	r3, r2
 8006434:	88db      	ldrh	r3, [r3, #6]
 8006436:	b21a      	sxth	r2, r3
 8006438:	4b0e      	ldr	r3, [pc, #56]	; (8006474 <update_wall+0x608>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2101      	movs	r1, #1
 800643e:	fa01 f303 	lsl.w	r3, r1, r3
 8006442:	b21b      	sxth	r3, r3
 8006444:	4313      	orrs	r3, r2
 8006446:	b21a      	sxth	r2, r3
 8006448:	4b0c      	ldr	r3, [pc, #48]	; (800647c <update_wall+0x610>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	b291      	uxth	r1, r2
 800644e:	4a0a      	ldr	r2, [pc, #40]	; (8006478 <update_wall+0x60c>)
 8006450:	330c      	adds	r3, #12
 8006452:	005b      	lsls	r3, r3, #1
 8006454:	4413      	add	r3, r2
 8006456:	460a      	mov	r2, r1
 8006458:	80da      	strh	r2, [r3, #6]
		}

		break;
 800645a:	e005      	b.n	8006468 <update_wall+0x5fc>
		break;
 800645c:	bf00      	nop
 800645e:	e004      	b.n	800646a <update_wall+0x5fe>
		break;
 8006460:	bf00      	nop
 8006462:	e002      	b.n	800646a <update_wall+0x5fe>
		break;
 8006464:	bf00      	nop
 8006466:	e000      	b.n	800646a <update_wall+0x5fe>
		break;
 8006468:	bf00      	nop

	}


}
 800646a:	bf00      	nop
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr
 8006474:	20000f50 	.word	0x20000f50
 8006478:	20000f60 	.word	0x20000f60
 800647c:	20000f54 	.word	0x20000f54
 8006480:	20000f5c 	.word	0x20000f5c
 8006484:	20000f5e 	.word	0x20000f5e
 8006488:	20000f5d 	.word	0x20000f5d

0800648c <search_AroundWalkCount>:


void search_AroundWalkCount(unsigned short *front_count,unsigned short *right_count,unsigned short *back_count,unsigned short *left_count){
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
 8006498:	603b      	str	r3, [r7, #0]
//int direction,int x_coordinate,int y_coordinate
	unsigned short north_count,east_count,south_count,west_count;
//	unsigned short front_count, right_count, back_count, left_count;

	if (y >= 15) {north_count = MAX_WALKCOUNT;}
 800649a:	4b49      	ldr	r3, [pc, #292]	; (80065c0 <search_AroundWalkCount+0x134>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2b0e      	cmp	r3, #14
 80064a0:	dd02      	ble.n	80064a8 <search_AroundWalkCount+0x1c>
 80064a2:	23ff      	movs	r3, #255	; 0xff
 80064a4:	82fb      	strh	r3, [r7, #22]
 80064a6:	e00a      	b.n	80064be <search_AroundWalkCount+0x32>
	else {north_count = walk_count[16 * x + y + 1];}
 80064a8:	4b46      	ldr	r3, [pc, #280]	; (80065c4 <search_AroundWalkCount+0x138>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	011a      	lsls	r2, r3, #4
 80064ae:	4b44      	ldr	r3, [pc, #272]	; (80065c0 <search_AroundWalkCount+0x134>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4413      	add	r3, r2
 80064b4:	3301      	adds	r3, #1
 80064b6:	4a44      	ldr	r2, [pc, #272]	; (80065c8 <search_AroundWalkCount+0x13c>)
 80064b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064bc:	82fb      	strh	r3, [r7, #22]

	if (x >= 15) {east_count = MAX_WALKCOUNT;}
 80064be:	4b41      	ldr	r3, [pc, #260]	; (80065c4 <search_AroundWalkCount+0x138>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2b0e      	cmp	r3, #14
 80064c4:	dd02      	ble.n	80064cc <search_AroundWalkCount+0x40>
 80064c6:	23ff      	movs	r3, #255	; 0xff
 80064c8:	82bb      	strh	r3, [r7, #20]
 80064ca:	e00a      	b.n	80064e2 <search_AroundWalkCount+0x56>
	else {east_count = walk_count[16 * (x + 1) + y];}
 80064cc:	4b3d      	ldr	r3, [pc, #244]	; (80065c4 <search_AroundWalkCount+0x138>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3301      	adds	r3, #1
 80064d2:	011a      	lsls	r2, r3, #4
 80064d4:	4b3a      	ldr	r3, [pc, #232]	; (80065c0 <search_AroundWalkCount+0x134>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4413      	add	r3, r2
 80064da:	4a3b      	ldr	r2, [pc, #236]	; (80065c8 <search_AroundWalkCount+0x13c>)
 80064dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064e0:	82bb      	strh	r3, [r7, #20]

	if (y <= 0) {south_count = MAX_WALKCOUNT;}
 80064e2:	4b37      	ldr	r3, [pc, #220]	; (80065c0 <search_AroundWalkCount+0x134>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	dc02      	bgt.n	80064f0 <search_AroundWalkCount+0x64>
 80064ea:	23ff      	movs	r3, #255	; 0xff
 80064ec:	827b      	strh	r3, [r7, #18]
 80064ee:	e00a      	b.n	8006506 <search_AroundWalkCount+0x7a>
	else {south_count = walk_count[16 * x + y - 1];}
 80064f0:	4b34      	ldr	r3, [pc, #208]	; (80065c4 <search_AroundWalkCount+0x138>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	011a      	lsls	r2, r3, #4
 80064f6:	4b32      	ldr	r3, [pc, #200]	; (80065c0 <search_AroundWalkCount+0x134>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4413      	add	r3, r2
 80064fc:	3b01      	subs	r3, #1
 80064fe:	4a32      	ldr	r2, [pc, #200]	; (80065c8 <search_AroundWalkCount+0x13c>)
 8006500:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006504:	827b      	strh	r3, [r7, #18]

	if (x <= 0) {west_count = MAX_WALKCOUNT;}
 8006506:	4b2f      	ldr	r3, [pc, #188]	; (80065c4 <search_AroundWalkCount+0x138>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	dc02      	bgt.n	8006514 <search_AroundWalkCount+0x88>
 800650e:	23ff      	movs	r3, #255	; 0xff
 8006510:	823b      	strh	r3, [r7, #16]
 8006512:	e00a      	b.n	800652a <search_AroundWalkCount+0x9e>
	else {west_count = walk_count[16 * (x - 1) + y];}
 8006514:	4b2b      	ldr	r3, [pc, #172]	; (80065c4 <search_AroundWalkCount+0x138>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	3b01      	subs	r3, #1
 800651a:	011a      	lsls	r2, r3, #4
 800651c:	4b28      	ldr	r3, [pc, #160]	; (80065c0 <search_AroundWalkCount+0x134>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4413      	add	r3, r2
 8006522:	4a29      	ldr	r2, [pc, #164]	; (80065c8 <search_AroundWalkCount+0x13c>)
 8006524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006528:	823b      	strh	r3, [r7, #16]


	switch (direction) {		//
 800652a:	4b28      	ldr	r3, [pc, #160]	; (80065cc <search_AroundWalkCount+0x140>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	3b01      	subs	r3, #1
 8006530:	2b03      	cmp	r3, #3
 8006532:	d83f      	bhi.n	80065b4 <search_AroundWalkCount+0x128>
 8006534:	a201      	add	r2, pc, #4	; (adr r2, 800653c <search_AroundWalkCount+0xb0>)
 8006536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800653a:	bf00      	nop
 800653c:	0800654d 	.word	0x0800654d
 8006540:	08006567 	.word	0x08006567
 8006544:	08006581 	.word	0x08006581
 8006548:	0800659b 	.word	0x0800659b
	case 1:
		*front_count = north_count;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	8afa      	ldrh	r2, [r7, #22]
 8006550:	801a      	strh	r2, [r3, #0]
		*right_count = east_count;
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	8aba      	ldrh	r2, [r7, #20]
 8006556:	801a      	strh	r2, [r3, #0]
		*back_count = south_count;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	8a7a      	ldrh	r2, [r7, #18]
 800655c:	801a      	strh	r2, [r3, #0]
		*left_count = west_count;
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	8a3a      	ldrh	r2, [r7, #16]
 8006562:	801a      	strh	r2, [r3, #0]
		break;
 8006564:	e026      	b.n	80065b4 <search_AroundWalkCount+0x128>
	case 2:
		*front_count = east_count;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8aba      	ldrh	r2, [r7, #20]
 800656a:	801a      	strh	r2, [r3, #0]
		*right_count = south_count;
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	8a7a      	ldrh	r2, [r7, #18]
 8006570:	801a      	strh	r2, [r3, #0]
		*back_count = west_count;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	8a3a      	ldrh	r2, [r7, #16]
 8006576:	801a      	strh	r2, [r3, #0]
		*left_count = north_count;
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	8afa      	ldrh	r2, [r7, #22]
 800657c:	801a      	strh	r2, [r3, #0]
		break;
 800657e:	e019      	b.n	80065b4 <search_AroundWalkCount+0x128>
	case 3:
		*front_count = south_count;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8a7a      	ldrh	r2, [r7, #18]
 8006584:	801a      	strh	r2, [r3, #0]
		*right_count = west_count;
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	8a3a      	ldrh	r2, [r7, #16]
 800658a:	801a      	strh	r2, [r3, #0]
		*back_count = north_count;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	8afa      	ldrh	r2, [r7, #22]
 8006590:	801a      	strh	r2, [r3, #0]
		*left_count = east_count;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	8aba      	ldrh	r2, [r7, #20]
 8006596:	801a      	strh	r2, [r3, #0]
		break;
 8006598:	e00c      	b.n	80065b4 <search_AroundWalkCount+0x128>
	case 4:
		*front_count = west_count;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	8a3a      	ldrh	r2, [r7, #16]
 800659e:	801a      	strh	r2, [r3, #0]
		*right_count = north_count;
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	8afa      	ldrh	r2, [r7, #22]
 80065a4:	801a      	strh	r2, [r3, #0]
		*back_count = east_count;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	8aba      	ldrh	r2, [r7, #20]
 80065aa:	801a      	strh	r2, [r3, #0]
		*left_count = south_count;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	8a7a      	ldrh	r2, [r7, #18]
 80065b0:	801a      	strh	r2, [r3, #0]
		break;
 80065b2:	bf00      	nop

	}


}
 80065b4:	bf00      	nop
 80065b6:	371c      	adds	r7, #28
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr
 80065c0:	20000f54 	.word	0x20000f54
 80065c4:	20000f50 	.word	0x20000f50
 80065c8:	20000fd8 	.word	0x20000fd8
 80065cc:	20000f58 	.word	0x20000f58

080065d0 <maze_maker>:

}

//

void maze_maker(void) {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b0ae      	sub	sp, #184	; 0xb8
 80065d4:	af00      	add	r7, sp, #0

	update_wall();
 80065d6:	f7ff fc49 	bl	8005e6c <update_wall>

//*************************************
	int tt = 0;
 80065da:	2300      	movs	r3, #0
 80065dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	unsigned short count_box[40];
	unsigned short count_boxnext[40];
	while (tt <= 255) {
 80065e0:	e00a      	b.n	80065f8 <maze_maker+0x28>
		walk_count[tt] = 255;
 80065e2:	4ac1      	ldr	r2, [pc, #772]	; (80068e8 <maze_maker+0x318>)
 80065e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80065e8:	21ff      	movs	r1, #255	; 0xff
 80065ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		tt++;
 80065ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80065f2:	3301      	adds	r3, #1
 80065f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (tt <= 255) {
 80065f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80065fc:	2bff      	cmp	r3, #255	; 0xff
 80065fe:	ddf0      	ble.n	80065e2 <maze_maker+0x12>
	}
	tt = 0;
 8006600:	2300      	movs	r3, #0
 8006602:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (tt <= 39) {
 8006606:	e016      	b.n	8006636 <maze_maker+0x66>
		count_box[tt] = 256;
 8006608:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800660c:	005b      	lsls	r3, r3, #1
 800660e:	33b8      	adds	r3, #184	; 0xb8
 8006610:	443b      	add	r3, r7
 8006612:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006616:	f823 2c68 	strh.w	r2, [r3, #-104]
		count_boxnext[tt] = 256;
 800661a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	33b8      	adds	r3, #184	; 0xb8
 8006622:	443b      	add	r3, r7
 8006624:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006628:	f823 2cb8 	strh.w	r2, [r3, #-184]
		tt++;
 800662c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006630:	3301      	adds	r3, #1
 8006632:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (tt <= 39) {
 8006636:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800663a:	2b27      	cmp	r3, #39	; 0x27
 800663c:	dde4      	ble.n	8006608 <maze_maker+0x38>
	}

	walk_count[(GOAL_X * 16) + GOAL_Y] = 0;
 800663e:	4baa      	ldr	r3, [pc, #680]	; (80068e8 <maze_maker+0x318>)
 8006640:	2200      	movs	r2, #0
 8006642:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	walk_count[((GOAL_X + 1) * 16) + GOAL_Y] = 0;
 8006646:	4ba8      	ldr	r3, [pc, #672]	; (80068e8 <maze_maker+0x318>)
 8006648:	2200      	movs	r2, #0
 800664a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	walk_count[(GOAL_X * 16) + GOAL_Y + 1] = 0;
 800664e:	4ba6      	ldr	r3, [pc, #664]	; (80068e8 <maze_maker+0x318>)
 8006650:	2200      	movs	r2, #0
 8006652:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	walk_count[((GOAL_X + 1) * 16) + GOAL_Y + 1] = 0;
 8006656:	4ba4      	ldr	r3, [pc, #656]	; (80068e8 <maze_maker+0x318>)
 8006658:	2200      	movs	r2, #0
 800665a:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	count_box[0] = (GOAL_X * 16) + GOAL_Y;
 800665e:	2333      	movs	r3, #51	; 0x33
 8006660:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	count_box[1] = ((GOAL_X + 1) * 16) + GOAL_Y;
 8006664:	2343      	movs	r3, #67	; 0x43
 8006666:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	count_box[2] = (GOAL_X * 16) + GOAL_Y + 1;
 800666a:	2334      	movs	r3, #52	; 0x34
 800666c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	count_box[3] = ((GOAL_X + 1) * 16) + GOAL_Y + 1;
 8006670:	2344      	movs	r3, #68	; 0x44
 8006672:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	unsigned short coordinate;
	unsigned short count_number = 1;
 8006676:	2301      	movs	r3, #1
 8006678:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	unsigned short Xcoordinate,Ycoordinate;
	unsigned short wall_north,wall_south,wall_east,wall_west;
	unsigned short box,boxnext;
	while (count_number <= 255) {
 800667c:	e166      	b.n	800694c <maze_maker+0x37c>
		box=0;boxnext=0;
 800667e:	2300      	movs	r3, #0
 8006680:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8006684:	2300      	movs	r3, #0
 8006686:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6

		while (box <= 39) {
 800668a:	e11f      	b.n	80068cc <maze_maker+0x2fc>

			coordinate = count_box[box];
 800668c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006690:	005b      	lsls	r3, r3, #1
 8006692:	33b8      	adds	r3, #184	; 0xb8
 8006694:	443b      	add	r3, r7
 8006696:	f833 3c68 	ldrh.w	r3, [r3, #-104]
 800669a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
			Xcoordinate = (coordinate & 0xf0) >> 4;
 800669e:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80066a2:	111b      	asrs	r3, r3, #4
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	f003 030f 	and.w	r3, r3, #15
 80066aa:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
			Ycoordinate = coordinate & 0x0f;
 80066ae:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80066b2:	f003 030f 	and.w	r3, r3, #15
 80066b6:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
//
			if (Ycoordinate <= 14) {
 80066ba:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80066be:	2b0e      	cmp	r3, #14
 80066c0:	d811      	bhi.n	80066e6 <maze_maker+0x116>
				wall_north = wall.column[Ycoordinate] & (1 << Xcoordinate);
 80066c2:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80066c6:	4a89      	ldr	r2, [pc, #548]	; (80068ec <maze_maker+0x31c>)
 80066c8:	330c      	adds	r3, #12
 80066ca:	005b      	lsls	r3, r3, #1
 80066cc:	4413      	add	r3, r2
 80066ce:	88db      	ldrh	r3, [r3, #6]
 80066d0:	b21a      	sxth	r2, r3
 80066d2:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 80066d6:	2101      	movs	r1, #1
 80066d8:	fa01 f303 	lsl.w	r3, r1, r3
 80066dc:	b21b      	sxth	r3, r3
 80066de:	4013      	ands	r3, r2
 80066e0:	b21b      	sxth	r3, r3
 80066e2:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
			}
			if (Ycoordinate >= 1) {
 80066e6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d012      	beq.n	8006714 <maze_maker+0x144>
				wall_south = wall.column[Ycoordinate - 1] & (1 << Xcoordinate);
 80066ee:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80066f2:	3b01      	subs	r3, #1
 80066f4:	4a7d      	ldr	r2, [pc, #500]	; (80068ec <maze_maker+0x31c>)
 80066f6:	330c      	adds	r3, #12
 80066f8:	005b      	lsls	r3, r3, #1
 80066fa:	4413      	add	r3, r2
 80066fc:	88db      	ldrh	r3, [r3, #6]
 80066fe:	b21a      	sxth	r2, r3
 8006700:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006704:	2101      	movs	r1, #1
 8006706:	fa01 f303 	lsl.w	r3, r1, r3
 800670a:	b21b      	sxth	r3, r3
 800670c:	4013      	ands	r3, r2
 800670e:	b21b      	sxth	r3, r3
 8006710:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
			}
			if (Xcoordinate <= 14) {
 8006714:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006718:	2b0e      	cmp	r3, #14
 800671a:	d80f      	bhi.n	800673c <maze_maker+0x16c>
				wall_east = wall.row[Xcoordinate] & (1 << Ycoordinate);
 800671c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006720:	4a72      	ldr	r2, [pc, #456]	; (80068ec <maze_maker+0x31c>)
 8006722:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006726:	b21a      	sxth	r2, r3
 8006728:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 800672c:	2101      	movs	r1, #1
 800672e:	fa01 f303 	lsl.w	r3, r1, r3
 8006732:	b21b      	sxth	r3, r3
 8006734:	4013      	ands	r3, r2
 8006736:	b21b      	sxth	r3, r3
 8006738:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
			}
			if (Xcoordinate >= 1) {
 800673c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006740:	2b00      	cmp	r3, #0
 8006742:	d010      	beq.n	8006766 <maze_maker+0x196>
				wall_west = wall.row[Xcoordinate - 1] & (1 << Ycoordinate);
 8006744:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006748:	3b01      	subs	r3, #1
 800674a:	4a68      	ldr	r2, [pc, #416]	; (80068ec <maze_maker+0x31c>)
 800674c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006750:	b21a      	sxth	r2, r3
 8006752:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006756:	2101      	movs	r1, #1
 8006758:	fa01 f303 	lsl.w	r3, r1, r3
 800675c:	b21b      	sxth	r3, r3
 800675e:	4013      	ands	r3, r2
 8006760:	b21b      	sxth	r3, r3
 8006762:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			}

			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8006766:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800676a:	3301      	adds	r3, #1
 800676c:	4a5e      	ldr	r2, [pc, #376]	; (80068e8 <maze_maker+0x318>)
 800676e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006772:	2bfe      	cmp	r3, #254	; 0xfe
 8006774:	d91f      	bls.n	80067b6 <maze_maker+0x1e6>
 8006776:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 800677a:	2b0f      	cmp	r3, #15
 800677c:	d01b      	beq.n	80067b6 <maze_maker+0x1e6>
					|| wall_north >= 1) {} else {
 800677e:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d117      	bne.n	80067b6 <maze_maker+0x1e6>
				walk_count[coordinate + 1] = count_number;
 8006786:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800678a:	3301      	adds	r3, #1
 800678c:	4956      	ldr	r1, [pc, #344]	; (80068e8 <maze_maker+0x318>)
 800678e:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006792:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate + 1;
 8006796:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800679a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800679e:	3201      	adds	r2, #1
 80067a0:	b292      	uxth	r2, r2
 80067a2:	005b      	lsls	r3, r3, #1
 80067a4:	33b8      	adds	r3, #184	; 0xb8
 80067a6:	443b      	add	r3, r7
 80067a8:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 80067ac:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80067b0:	3301      	adds	r3, #1
 80067b2:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 80067b6:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80067ba:	3b01      	subs	r3, #1
 80067bc:	4a4a      	ldr	r2, [pc, #296]	; (80068e8 <maze_maker+0x318>)
 80067be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067c2:	2bfe      	cmp	r3, #254	; 0xfe
 80067c4:	d91f      	bls.n	8006806 <maze_maker+0x236>
 80067c6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d01b      	beq.n	8006806 <maze_maker+0x236>
					|| wall_south >= 1) {} else {
 80067ce:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d117      	bne.n	8006806 <maze_maker+0x236>
				walk_count[coordinate - 1] = count_number;
 80067d6:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80067da:	3b01      	subs	r3, #1
 80067dc:	4942      	ldr	r1, [pc, #264]	; (80068e8 <maze_maker+0x318>)
 80067de:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 80067e2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate - 1;
 80067e6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80067ea:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80067ee:	3a01      	subs	r2, #1
 80067f0:	b292      	uxth	r2, r2
 80067f2:	005b      	lsls	r3, r3, #1
 80067f4:	33b8      	adds	r3, #184	; 0xb8
 80067f6:	443b      	add	r3, r7
 80067f8:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 80067fc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006800:	3301      	adds	r3, #1
 8006802:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8006806:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800680a:	3310      	adds	r3, #16
 800680c:	4a36      	ldr	r2, [pc, #216]	; (80068e8 <maze_maker+0x318>)
 800680e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006812:	2bfe      	cmp	r3, #254	; 0xfe
 8006814:	d91f      	bls.n	8006856 <maze_maker+0x286>
 8006816:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800681a:	2b0f      	cmp	r3, #15
 800681c:	d01b      	beq.n	8006856 <maze_maker+0x286>
					|| wall_east >= 1) {} else {
 800681e:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8006822:	2b00      	cmp	r3, #0
 8006824:	d117      	bne.n	8006856 <maze_maker+0x286>
				walk_count[coordinate + 16] = count_number;
 8006826:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800682a:	3310      	adds	r3, #16
 800682c:	492e      	ldr	r1, [pc, #184]	; (80068e8 <maze_maker+0x318>)
 800682e:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006832:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate + 16;
 8006836:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800683a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800683e:	3210      	adds	r2, #16
 8006840:	b292      	uxth	r2, r2
 8006842:	005b      	lsls	r3, r3, #1
 8006844:	33b8      	adds	r3, #184	; 0xb8
 8006846:	443b      	add	r3, r7
 8006848:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 800684c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006850:	3301      	adds	r3, #1
 8006852:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 8006856:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800685a:	3b10      	subs	r3, #16
 800685c:	4a22      	ldr	r2, [pc, #136]	; (80068e8 <maze_maker+0x318>)
 800685e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006862:	2bfe      	cmp	r3, #254	; 0xfe
 8006864:	d91f      	bls.n	80068a6 <maze_maker+0x2d6>
 8006866:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d01b      	beq.n	80068a6 <maze_maker+0x2d6>
					|| wall_west >= 1) {} else {
 800686e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006872:	2b00      	cmp	r3, #0
 8006874:	d117      	bne.n	80068a6 <maze_maker+0x2d6>
				walk_count[coordinate - 16] = count_number;
 8006876:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800687a:	3b10      	subs	r3, #16
 800687c:	491a      	ldr	r1, [pc, #104]	; (80068e8 <maze_maker+0x318>)
 800687e:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006882:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate - 16;
 8006886:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800688a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800688e:	3a10      	subs	r2, #16
 8006890:	b292      	uxth	r2, r2
 8006892:	005b      	lsls	r3, r3, #1
 8006894:	33b8      	adds	r3, #184	; 0xb8
 8006896:	443b      	add	r3, r7
 8006898:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 800689c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80068a0:	3301      	adds	r3, #1
 80068a2:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (box == 39) {break;}
 80068a6:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80068aa:	2b27      	cmp	r3, #39	; 0x27
 80068ac:	d014      	beq.n	80068d8 <maze_maker+0x308>
			box++;
 80068ae:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80068b2:	3301      	adds	r3, #1
 80068b4:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
			if (count_box[box] == 256) {break;}
 80068b8:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80068bc:	005b      	lsls	r3, r3, #1
 80068be:	33b8      	adds	r3, #184	; 0xb8
 80068c0:	443b      	add	r3, r7
 80068c2:	f833 3c68 	ldrh.w	r3, [r3, #-104]
 80068c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068ca:	d007      	beq.n	80068dc <maze_maker+0x30c>
		while (box <= 39) {
 80068cc:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80068d0:	2b27      	cmp	r3, #39	; 0x27
 80068d2:	f67f aedb 	bls.w	800668c <maze_maker+0xbc>
 80068d6:	e002      	b.n	80068de <maze_maker+0x30e>
			if (box == 39) {break;}
 80068d8:	bf00      	nop
 80068da:	e000      	b.n	80068de <maze_maker+0x30e>
			if (count_box[box] == 256) {break;}
 80068dc:	bf00      	nop
		}

		tt = 0;
 80068de:	2300      	movs	r3, #0
 80068e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		while (tt <= 39) {
 80068e4:	e020      	b.n	8006928 <maze_maker+0x358>
 80068e6:	bf00      	nop
 80068e8:	20000fd8 	.word	0x20000fd8
 80068ec:	20000f60 	.word	0x20000f60
			count_box[tt] = count_boxnext[tt];
 80068f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80068f4:	005b      	lsls	r3, r3, #1
 80068f6:	33b8      	adds	r3, #184	; 0xb8
 80068f8:	443b      	add	r3, r7
 80068fa:	f833 2cb8 	ldrh.w	r2, [r3, #-184]
 80068fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006902:	005b      	lsls	r3, r3, #1
 8006904:	33b8      	adds	r3, #184	; 0xb8
 8006906:	443b      	add	r3, r7
 8006908:	f823 2c68 	strh.w	r2, [r3, #-104]
			count_boxnext[tt] = 256;
 800690c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006910:	005b      	lsls	r3, r3, #1
 8006912:	33b8      	adds	r3, #184	; 0xb8
 8006914:	443b      	add	r3, r7
 8006916:	f44f 7280 	mov.w	r2, #256	; 0x100
 800691a:	f823 2cb8 	strh.w	r2, [r3, #-184]
			tt++;
 800691e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006922:	3301      	adds	r3, #1
 8006924:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		while (tt <= 39) {
 8006928:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800692c:	2b27      	cmp	r3, #39	; 0x27
 800692e:	dddf      	ble.n	80068f0 <maze_maker+0x320>
		}
		if (count_number == 255 || count_box[0] == 256) {break;}
 8006930:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8006934:	2bff      	cmp	r3, #255	; 0xff
 8006936:	d00e      	beq.n	8006956 <maze_maker+0x386>
 8006938:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800693c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006940:	d009      	beq.n	8006956 <maze_maker+0x386>
		count_number++;
 8006942:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8006946:	3301      	adds	r3, #1
 8006948:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	while (count_number <= 255) {
 800694c:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8006950:	2bff      	cmp	r3, #255	; 0xff
 8006952:	f67f ae94 	bls.w	800667e <maze_maker+0xae>
	}

}
 8006956:	bf00      	nop
 8006958:	37b8      	adds	r7, #184	; 0xb8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop

08006960 <maze_makerBack>:


void maze_makerBack(void) {
 8006960:	b580      	push	{r7, lr}
 8006962:	b0ae      	sub	sp, #184	; 0xb8
 8006964:	af00      	add	r7, sp, #0
	update_wall();
 8006966:	f7ff fa81 	bl	8005e6c <update_wall>

//*************************************
	int tt = 0;
 800696a:	2300      	movs	r3, #0
 800696c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	unsigned short count_box[40];
	unsigned short count_boxnext[40];
	while (tt <= 255) {
 8006970:	e00a      	b.n	8006988 <maze_makerBack+0x28>
		walk_count[tt] = 255;
 8006972:	4ad1      	ldr	r2, [pc, #836]	; (8006cb8 <maze_makerBack+0x358>)
 8006974:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006978:	21ff      	movs	r1, #255	; 0xff
 800697a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		tt++;
 800697e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006982:	3301      	adds	r3, #1
 8006984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (tt <= 255) {
 8006988:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800698c:	2bff      	cmp	r3, #255	; 0xff
 800698e:	ddf0      	ble.n	8006972 <maze_makerBack+0x12>
	}
	tt = 0;
 8006990:	2300      	movs	r3, #0
 8006992:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (tt <= 39) {
 8006996:	e016      	b.n	80069c6 <maze_makerBack+0x66>
		count_box[tt] = 256;
 8006998:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800699c:	005b      	lsls	r3, r3, #1
 800699e:	33b8      	adds	r3, #184	; 0xb8
 80069a0:	443b      	add	r3, r7
 80069a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80069a6:	f823 2c68 	strh.w	r2, [r3, #-104]
		count_boxnext[tt] = 256;
 80069aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	33b8      	adds	r3, #184	; 0xb8
 80069b2:	443b      	add	r3, r7
 80069b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80069b8:	f823 2cb8 	strh.w	r2, [r3, #-184]
		tt++;
 80069bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80069c0:	3301      	adds	r3, #1
 80069c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (tt <= 39) {
 80069c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80069ca:	2b27      	cmp	r3, #39	; 0x27
 80069cc:	dde4      	ble.n	8006998 <maze_makerBack+0x38>
	}

	walk_count[0] = 0;
 80069ce:	4bba      	ldr	r3, [pc, #744]	; (8006cb8 <maze_makerBack+0x358>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	801a      	strh	r2, [r3, #0]
	count_box[0] = 0;
 80069d4:	2300      	movs	r3, #0
 80069d6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	unsigned short coordinate;
	unsigned short count_number = 1;
 80069da:	2301      	movs	r3, #1
 80069dc:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	unsigned short Xcoordinate,Ycoordinate;
	unsigned short wall_north,wall_south,wall_east,wall_west;
	unsigned short box,boxnext;
	while (count_number <= 255) {
 80069e0:	e161      	b.n	8006ca6 <maze_makerBack+0x346>
		box=0;boxnext=0;
 80069e2:	2300      	movs	r3, #0
 80069e4:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80069e8:	2300      	movs	r3, #0
 80069ea:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6

		while (box <= 39) {
 80069ee:	e11f      	b.n	8006c30 <maze_makerBack+0x2d0>

			coordinate = count_box[box];
 80069f0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80069f4:	005b      	lsls	r3, r3, #1
 80069f6:	33b8      	adds	r3, #184	; 0xb8
 80069f8:	443b      	add	r3, r7
 80069fa:	f833 3c68 	ldrh.w	r3, [r3, #-104]
 80069fe:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
			Xcoordinate = (coordinate & 0xf0) >> 4;
 8006a02:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006a06:	111b      	asrs	r3, r3, #4
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	f003 030f 	and.w	r3, r3, #15
 8006a0e:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
			Ycoordinate = coordinate & 0x0f;
 8006a12:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
//
			if (Ycoordinate <= 14) {
 8006a1e:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006a22:	2b0e      	cmp	r3, #14
 8006a24:	d811      	bhi.n	8006a4a <maze_makerBack+0xea>
				wall_north = wall.column[Ycoordinate] & (1 << Xcoordinate);
 8006a26:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006a2a:	4aa4      	ldr	r2, [pc, #656]	; (8006cbc <maze_makerBack+0x35c>)
 8006a2c:	330c      	adds	r3, #12
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	4413      	add	r3, r2
 8006a32:	88db      	ldrh	r3, [r3, #6]
 8006a34:	b21a      	sxth	r2, r3
 8006a36:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a40:	b21b      	sxth	r3, r3
 8006a42:	4013      	ands	r3, r2
 8006a44:	b21b      	sxth	r3, r3
 8006a46:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
			}
			if (Ycoordinate >= 1) {
 8006a4a:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d012      	beq.n	8006a78 <maze_makerBack+0x118>
				wall_south = wall.column[Ycoordinate - 1] & (1 << Xcoordinate);
 8006a52:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006a56:	3b01      	subs	r3, #1
 8006a58:	4a98      	ldr	r2, [pc, #608]	; (8006cbc <maze_makerBack+0x35c>)
 8006a5a:	330c      	adds	r3, #12
 8006a5c:	005b      	lsls	r3, r3, #1
 8006a5e:	4413      	add	r3, r2
 8006a60:	88db      	ldrh	r3, [r3, #6]
 8006a62:	b21a      	sxth	r2, r3
 8006a64:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006a68:	2101      	movs	r1, #1
 8006a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a6e:	b21b      	sxth	r3, r3
 8006a70:	4013      	ands	r3, r2
 8006a72:	b21b      	sxth	r3, r3
 8006a74:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
			}
			if (Xcoordinate <= 14) {
 8006a78:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006a7c:	2b0e      	cmp	r3, #14
 8006a7e:	d80f      	bhi.n	8006aa0 <maze_makerBack+0x140>
				wall_east = wall.row[Xcoordinate] & (1 << Ycoordinate);
 8006a80:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006a84:	4a8d      	ldr	r2, [pc, #564]	; (8006cbc <maze_makerBack+0x35c>)
 8006a86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a8a:	b21a      	sxth	r2, r3
 8006a8c:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006a90:	2101      	movs	r1, #1
 8006a92:	fa01 f303 	lsl.w	r3, r1, r3
 8006a96:	b21b      	sxth	r3, r3
 8006a98:	4013      	ands	r3, r2
 8006a9a:	b21b      	sxth	r3, r3
 8006a9c:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
			}
			if (Xcoordinate >= 1) {
 8006aa0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d010      	beq.n	8006aca <maze_makerBack+0x16a>
				wall_west = wall.row[Xcoordinate - 1] & (1 << Ycoordinate);
 8006aa8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006aac:	3b01      	subs	r3, #1
 8006aae:	4a83      	ldr	r2, [pc, #524]	; (8006cbc <maze_makerBack+0x35c>)
 8006ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ab4:	b21a      	sxth	r2, r3
 8006ab6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006aba:	2101      	movs	r1, #1
 8006abc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac0:	b21b      	sxth	r3, r3
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	b21b      	sxth	r3, r3
 8006ac6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			}

			if (walk_count[coordinate + 1] <= 254 || Ycoordinate == 15
 8006aca:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006ace:	3301      	adds	r3, #1
 8006ad0:	4a79      	ldr	r2, [pc, #484]	; (8006cb8 <maze_makerBack+0x358>)
 8006ad2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ad6:	2bfe      	cmp	r3, #254	; 0xfe
 8006ad8:	d91f      	bls.n	8006b1a <maze_makerBack+0x1ba>
 8006ada:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006ade:	2b0f      	cmp	r3, #15
 8006ae0:	d01b      	beq.n	8006b1a <maze_makerBack+0x1ba>
					|| wall_north >= 1) {} else {
 8006ae2:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d117      	bne.n	8006b1a <maze_makerBack+0x1ba>
				walk_count[coordinate + 1] = count_number;
 8006aea:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006aee:	3301      	adds	r3, #1
 8006af0:	4971      	ldr	r1, [pc, #452]	; (8006cb8 <maze_makerBack+0x358>)
 8006af2:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006af6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate + 1;
 8006afa:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006afe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8006b02:	3201      	adds	r2, #1
 8006b04:	b292      	uxth	r2, r2
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	33b8      	adds	r3, #184	; 0xb8
 8006b0a:	443b      	add	r3, r7
 8006b0c:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 8006b10:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006b14:	3301      	adds	r3, #1
 8006b16:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (walk_count[coordinate - 1] <= 254 || Ycoordinate == 0
 8006b1a:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	4a65      	ldr	r2, [pc, #404]	; (8006cb8 <maze_makerBack+0x358>)
 8006b22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b26:	2bfe      	cmp	r3, #254	; 0xfe
 8006b28:	d91f      	bls.n	8006b6a <maze_makerBack+0x20a>
 8006b2a:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d01b      	beq.n	8006b6a <maze_makerBack+0x20a>
					|| wall_south >= 1) {} else {
 8006b32:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d117      	bne.n	8006b6a <maze_makerBack+0x20a>
				walk_count[coordinate - 1] = count_number;
 8006b3a:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	495d      	ldr	r1, [pc, #372]	; (8006cb8 <maze_makerBack+0x358>)
 8006b42:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006b46:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate - 1;
 8006b4a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006b4e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8006b52:	3a01      	subs	r2, #1
 8006b54:	b292      	uxth	r2, r2
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	33b8      	adds	r3, #184	; 0xb8
 8006b5a:	443b      	add	r3, r7
 8006b5c:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 8006b60:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006b64:	3301      	adds	r3, #1
 8006b66:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (walk_count[coordinate + 16] <= 254 || Xcoordinate == 15
 8006b6a:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006b6e:	3310      	adds	r3, #16
 8006b70:	4a51      	ldr	r2, [pc, #324]	; (8006cb8 <maze_makerBack+0x358>)
 8006b72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b76:	2bfe      	cmp	r3, #254	; 0xfe
 8006b78:	d91f      	bls.n	8006bba <maze_makerBack+0x25a>
 8006b7a:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006b7e:	2b0f      	cmp	r3, #15
 8006b80:	d01b      	beq.n	8006bba <maze_makerBack+0x25a>
					|| wall_east >= 1) {} else {
 8006b82:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d117      	bne.n	8006bba <maze_makerBack+0x25a>
				walk_count[coordinate + 16] = count_number;
 8006b8a:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006b8e:	3310      	adds	r3, #16
 8006b90:	4949      	ldr	r1, [pc, #292]	; (8006cb8 <maze_makerBack+0x358>)
 8006b92:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006b96:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate + 16;
 8006b9a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006b9e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8006ba2:	3210      	adds	r2, #16
 8006ba4:	b292      	uxth	r2, r2
 8006ba6:	005b      	lsls	r3, r3, #1
 8006ba8:	33b8      	adds	r3, #184	; 0xb8
 8006baa:	443b      	add	r3, r7
 8006bac:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 8006bb0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006bb4:	3301      	adds	r3, #1
 8006bb6:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (walk_count[coordinate - 16] <= 254 || Xcoordinate == 0
 8006bba:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006bbe:	3b10      	subs	r3, #16
 8006bc0:	4a3d      	ldr	r2, [pc, #244]	; (8006cb8 <maze_makerBack+0x358>)
 8006bc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bc6:	2bfe      	cmp	r3, #254	; 0xfe
 8006bc8:	d91f      	bls.n	8006c0a <maze_makerBack+0x2aa>
 8006bca:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d01b      	beq.n	8006c0a <maze_makerBack+0x2aa>
					|| wall_west >= 1) {} else {
 8006bd2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d117      	bne.n	8006c0a <maze_makerBack+0x2aa>
				walk_count[coordinate - 16] = count_number;
 8006bda:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8006bde:	3b10      	subs	r3, #16
 8006be0:	4935      	ldr	r1, [pc, #212]	; (8006cb8 <maze_makerBack+0x358>)
 8006be2:	f8b7 20b2 	ldrh.w	r2, [r7, #178]	; 0xb2
 8006be6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				count_boxnext[boxnext] = coordinate - 16;
 8006bea:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006bee:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8006bf2:	3a10      	subs	r2, #16
 8006bf4:	b292      	uxth	r2, r2
 8006bf6:	005b      	lsls	r3, r3, #1
 8006bf8:	33b8      	adds	r3, #184	; 0xb8
 8006bfa:	443b      	add	r3, r7
 8006bfc:	f823 2cb8 	strh.w	r2, [r3, #-184]
				boxnext++;
 8006c00:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8006c04:	3301      	adds	r3, #1
 8006c06:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			}
			if (box == 39) {break;}
 8006c0a:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006c0e:	2b27      	cmp	r3, #39	; 0x27
 8006c10:	d014      	beq.n	8006c3c <maze_makerBack+0x2dc>
			box++;
 8006c12:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006c16:	3301      	adds	r3, #1
 8006c18:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
			if (count_box[box] == 256) {break;}
 8006c1c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006c20:	005b      	lsls	r3, r3, #1
 8006c22:	33b8      	adds	r3, #184	; 0xb8
 8006c24:	443b      	add	r3, r7
 8006c26:	f833 3c68 	ldrh.w	r3, [r3, #-104]
 8006c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c2e:	d007      	beq.n	8006c40 <maze_makerBack+0x2e0>
		while (box <= 39) {
 8006c30:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006c34:	2b27      	cmp	r3, #39	; 0x27
 8006c36:	f67f aedb 	bls.w	80069f0 <maze_makerBack+0x90>
 8006c3a:	e002      	b.n	8006c42 <maze_makerBack+0x2e2>
			if (box == 39) {break;}
 8006c3c:	bf00      	nop
 8006c3e:	e000      	b.n	8006c42 <maze_makerBack+0x2e2>
			if (count_box[box] == 256) {break;}
 8006c40:	bf00      	nop
		}

		tt = 0;
 8006c42:	2300      	movs	r3, #0
 8006c44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		while (tt <= 39) {
 8006c48:	e01b      	b.n	8006c82 <maze_makerBack+0x322>
			count_box[tt] = count_boxnext[tt];
 8006c4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006c4e:	005b      	lsls	r3, r3, #1
 8006c50:	33b8      	adds	r3, #184	; 0xb8
 8006c52:	443b      	add	r3, r7
 8006c54:	f833 2cb8 	ldrh.w	r2, [r3, #-184]
 8006c58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006c5c:	005b      	lsls	r3, r3, #1
 8006c5e:	33b8      	adds	r3, #184	; 0xb8
 8006c60:	443b      	add	r3, r7
 8006c62:	f823 2c68 	strh.w	r2, [r3, #-104]
			count_boxnext[tt] = 256;
 8006c66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006c6a:	005b      	lsls	r3, r3, #1
 8006c6c:	33b8      	adds	r3, #184	; 0xb8
 8006c6e:	443b      	add	r3, r7
 8006c70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c74:	f823 2cb8 	strh.w	r2, [r3, #-184]
			tt++;
 8006c78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		while (tt <= 39) {
 8006c82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006c86:	2b27      	cmp	r3, #39	; 0x27
 8006c88:	dddf      	ble.n	8006c4a <maze_makerBack+0x2ea>
		}
		if (count_number == 255 || count_box[0] == 256) {break;}
 8006c8a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8006c8e:	2bff      	cmp	r3, #255	; 0xff
 8006c90:	d00e      	beq.n	8006cb0 <maze_makerBack+0x350>
 8006c92:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006c96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c9a:	d009      	beq.n	8006cb0 <maze_makerBack+0x350>
		count_number++;
 8006c9c:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
	while (count_number <= 255) {
 8006ca6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8006caa:	2bff      	cmp	r3, #255	; 0xff
 8006cac:	f67f ae99 	bls.w	80069e2 <maze_makerBack+0x82>
	}

}
 8006cb0:	bf00      	nop
 8006cb2:	37b8      	adds	r7, #184	; 0xb8
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	20000fd8 	.word	0x20000fd8
 8006cbc:	20000f60 	.word	0x20000f60

08006cc0 <maze_display>:

void maze_display(void) {
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b08a      	sub	sp, #40	; 0x28
 8006cc4:	af00      	add	r7, sp, #0
	int ss;
	int tt = 14;
 8006cc6:	230e      	movs	r3, #14
 8006cc8:	623b      	str	r3, [r7, #32]
	unsigned short presence[16];

	printf(
 8006cca:	48a6      	ldr	r0, [pc, #664]	; (8006f64 <maze_display+0x2a4>)
 8006ccc:	f008 f83a 	bl	800ed44 <puts>
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n");
	while (tt >= -1) { //tt
 8006cd0:	e0a3      	b.n	8006e1a <maze_display+0x15a>
		ss = 0;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	627b      	str	r3, [r7, #36]	; 0x24
		printf("|%5d", walk_count[tt + 1]);
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	4aa3      	ldr	r2, [pc, #652]	; (8006f68 <maze_display+0x2a8>)
 8006cdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	48a2      	ldr	r0, [pc, #648]	; (8006f6c <maze_display+0x2ac>)
 8006ce4:	f007 ff92 	bl	800ec0c <iprintf>
		while (ss < 15) {
 8006ce8:	e039      	b.n	8006d5e <maze_display+0x9e>
			presence[ss] = wall.row[ss] & (1 << (tt + 1));
 8006cea:	4aa1      	ldr	r2, [pc, #644]	; (8006f70 <maze_display+0x2b0>)
 8006cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cf2:	b21a      	sxth	r2, r3
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8006cfe:	b21b      	sxth	r3, r3
 8006d00:	4013      	ands	r3, r2
 8006d02:	b21b      	sxth	r3, r3
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d08:	005b      	lsls	r3, r3, #1
 8006d0a:	3328      	adds	r3, #40	; 0x28
 8006d0c:	443b      	add	r3, r7
 8006d0e:	f823 2c28 	strh.w	r2, [r3, #-40]
			if (presence[ss] == 0) {
 8006d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	3328      	adds	r3, #40	; 0x28
 8006d18:	443b      	add	r3, r7
 8006d1a:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d10d      	bne.n	8006d3e <maze_display+0x7e>
				printf(" %5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8006d22:	6a3b      	ldr	r3, [r7, #32]
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	3301      	adds	r3, #1
 8006d2a:	011b      	lsls	r3, r3, #4
 8006d2c:	4413      	add	r3, r2
 8006d2e:	4a8e      	ldr	r2, [pc, #568]	; (8006f68 <maze_display+0x2a8>)
 8006d30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d34:	4619      	mov	r1, r3
 8006d36:	488f      	ldr	r0, [pc, #572]	; (8006f74 <maze_display+0x2b4>)
 8006d38:	f007 ff68 	bl	800ec0c <iprintf>
 8006d3c:	e00c      	b.n	8006d58 <maze_display+0x98>
			} else {
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8006d3e:	6a3b      	ldr	r3, [r7, #32]
 8006d40:	1c5a      	adds	r2, r3, #1
 8006d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d44:	3301      	adds	r3, #1
 8006d46:	011b      	lsls	r3, r3, #4
 8006d48:	4413      	add	r3, r2
 8006d4a:	4a87      	ldr	r2, [pc, #540]	; (8006f68 <maze_display+0x2a8>)
 8006d4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d50:	4619      	mov	r1, r3
 8006d52:	4886      	ldr	r0, [pc, #536]	; (8006f6c <maze_display+0x2ac>)
 8006d54:	f007 ff5a 	bl	800ec0c <iprintf>
			}
			ss++;
 8006d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss < 15) {
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d60:	2b0e      	cmp	r3, #14
 8006d62:	ddc2      	ble.n	8006cea <maze_display+0x2a>
		}
		printf("|\n");
 8006d64:	4884      	ldr	r0, [pc, #528]	; (8006f78 <maze_display+0x2b8>)
 8006d66:	f007 ffed 	bl	800ed44 <puts>
		ss = 0;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) { // all clear***************************************
 8006d6e:	e009      	b.n	8006d84 <maze_display+0xc4>
			presence[ss] = 0;
 8006d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d72:	005b      	lsls	r3, r3, #1
 8006d74:	3328      	adds	r3, #40	; 0x28
 8006d76:	443b      	add	r3, r7
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f823 2c28 	strh.w	r2, [r3, #-40]
			ss++;
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	3301      	adds	r3, #1
 8006d82:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) { // all clear***************************************
 8006d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d86:	2b0f      	cmp	r3, #15
 8006d88:	ddf2      	ble.n	8006d70 <maze_display+0xb0>
		}
		ss = 0; // all clear***************************************
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	627b      	str	r3, [r7, #36]	; 0x24
		if (tt <= -1) {
 8006d8e:	6a3b      	ldr	r3, [r7, #32]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	db48      	blt.n	8006e26 <maze_display+0x166>
			break;
		}
		while (ss <= 15) {
 8006d94:	e026      	b.n	8006de4 <maze_display+0x124>
			presence[ss] = wall.column[tt] & (1 << ss);
 8006d96:	4a76      	ldr	r2, [pc, #472]	; (8006f70 <maze_display+0x2b0>)
 8006d98:	6a3b      	ldr	r3, [r7, #32]
 8006d9a:	330c      	adds	r3, #12
 8006d9c:	005b      	lsls	r3, r3, #1
 8006d9e:	4413      	add	r3, r2
 8006da0:	88db      	ldrh	r3, [r3, #6]
 8006da2:	b21a      	sxth	r2, r3
 8006da4:	2101      	movs	r1, #1
 8006da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da8:	fa01 f303 	lsl.w	r3, r1, r3
 8006dac:	b21b      	sxth	r3, r3
 8006dae:	4013      	ands	r3, r2
 8006db0:	b21b      	sxth	r3, r3
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	005b      	lsls	r3, r3, #1
 8006db8:	3328      	adds	r3, #40	; 0x28
 8006dba:	443b      	add	r3, r7
 8006dbc:	f823 2c28 	strh.w	r2, [r3, #-40]

			if (presence[ss] == 0) {
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc2:	005b      	lsls	r3, r3, #1
 8006dc4:	3328      	adds	r3, #40	; 0x28
 8006dc6:	443b      	add	r3, r7
 8006dc8:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d103      	bne.n	8006dd8 <maze_display+0x118>
				printf("+     ");
 8006dd0:	486a      	ldr	r0, [pc, #424]	; (8006f7c <maze_display+0x2bc>)
 8006dd2:	f007 ff1b 	bl	800ec0c <iprintf>
 8006dd6:	e002      	b.n	8006dde <maze_display+0x11e>
			} else {
				printf("+-----");
 8006dd8:	4869      	ldr	r0, [pc, #420]	; (8006f80 <maze_display+0x2c0>)
 8006dda:	f007 ff17 	bl	800ec0c <iprintf>
			}
			ss++;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de0:	3301      	adds	r3, #1
 8006de2:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) {
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	2b0f      	cmp	r3, #15
 8006de8:	ddd5      	ble.n	8006d96 <maze_display+0xd6>
		}

		printf("+\n");
 8006dea:	4866      	ldr	r0, [pc, #408]	; (8006f84 <maze_display+0x2c4>)
 8006dec:	f007 ffaa 	bl	800ed44 <puts>

		ss = 0;
 8006df0:	2300      	movs	r3, #0
 8006df2:	627b      	str	r3, [r7, #36]	; 0x24

		while (ss <= 15) { // all clear***************************************
 8006df4:	e009      	b.n	8006e0a <maze_display+0x14a>
			presence[ss] = 0;
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	005b      	lsls	r3, r3, #1
 8006dfa:	3328      	adds	r3, #40	; 0x28
 8006dfc:	443b      	add	r3, r7
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f823 2c28 	strh.w	r2, [r3, #-40]

			ss++;
 8006e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e06:	3301      	adds	r3, #1
 8006e08:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) { // all clear***************************************
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e0c:	2b0f      	cmp	r3, #15
 8006e0e:	ddf2      	ble.n	8006df6 <maze_display+0x136>
		}
		ss = 0; // all clear***************************************
 8006e10:	2300      	movs	r3, #0
 8006e12:	627b      	str	r3, [r7, #36]	; 0x24

		tt--;
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	3b01      	subs	r3, #1
 8006e18:	623b      	str	r3, [r7, #32]
	while (tt >= -1) { //tt
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e20:	f6bf af57 	bge.w	8006cd2 <maze_display+0x12>
 8006e24:	e000      	b.n	8006e28 <maze_display+0x168>
			break;
 8006e26:	bf00      	nop
	}

	printf(
 8006e28:	4857      	ldr	r0, [pc, #348]	; (8006f88 <maze_display+0x2c8>)
 8006e2a:	f007 ff8b 	bl	800ed44 <puts>
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n\n");

	tt = 14;
 8006e2e:	230e      	movs	r3, #14
 8006e30:	623b      	str	r3, [r7, #32]
	printf(
 8006e32:	484c      	ldr	r0, [pc, #304]	; (8006f64 <maze_display+0x2a4>)
 8006e34:	f007 ff86 	bl	800ed44 <puts>
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n");

	while (tt >= -1) { //tt
 8006e38:	e0ba      	b.n	8006fb0 <maze_display+0x2f0>


		ss = 0;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	627b      	str	r3, [r7, #36]	; 0x24
		printf("|%5d", walk_count[tt + 1]);
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	3301      	adds	r3, #1
 8006e42:	4a49      	ldr	r2, [pc, #292]	; (8006f68 <maze_display+0x2a8>)
 8006e44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e48:	4619      	mov	r1, r3
 8006e4a:	4848      	ldr	r0, [pc, #288]	; (8006f6c <maze_display+0x2ac>)
 8006e4c:	f007 fede 	bl	800ec0c <iprintf>
		while (ss < 15) {
 8006e50:	e03b      	b.n	8006eca <maze_display+0x20a>
			presence[ss] = wall.row_look[ss] & (1 << (tt + 1));
 8006e52:	4a47      	ldr	r2, [pc, #284]	; (8006f70 <maze_display+0x2b0>)
 8006e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e56:	331c      	adds	r3, #28
 8006e58:	005b      	lsls	r3, r3, #1
 8006e5a:	4413      	add	r3, r2
 8006e5c:	889b      	ldrh	r3, [r3, #4]
 8006e5e:	b21a      	sxth	r2, r3
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	3301      	adds	r3, #1
 8006e64:	2101      	movs	r1, #1
 8006e66:	fa01 f303 	lsl.w	r3, r1, r3
 8006e6a:	b21b      	sxth	r3, r3
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	b21b      	sxth	r3, r3
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e74:	005b      	lsls	r3, r3, #1
 8006e76:	3328      	adds	r3, #40	; 0x28
 8006e78:	443b      	add	r3, r7
 8006e7a:	f823 2c28 	strh.w	r2, [r3, #-40]
			if (presence[ss] == 0) {
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e80:	005b      	lsls	r3, r3, #1
 8006e82:	3328      	adds	r3, #40	; 0x28
 8006e84:	443b      	add	r3, r7
 8006e86:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10d      	bne.n	8006eaa <maze_display+0x1ea>
				printf(" %5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8006e8e:	6a3b      	ldr	r3, [r7, #32]
 8006e90:	1c5a      	adds	r2, r3, #1
 8006e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e94:	3301      	adds	r3, #1
 8006e96:	011b      	lsls	r3, r3, #4
 8006e98:	4413      	add	r3, r2
 8006e9a:	4a33      	ldr	r2, [pc, #204]	; (8006f68 <maze_display+0x2a8>)
 8006e9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	4834      	ldr	r0, [pc, #208]	; (8006f74 <maze_display+0x2b4>)
 8006ea4:	f007 feb2 	bl	800ec0c <iprintf>
 8006ea8:	e00c      	b.n	8006ec4 <maze_display+0x204>
			} else {
				printf("|%5d", walk_count[tt + 1 + (ss + 1) * 16]);
 8006eaa:	6a3b      	ldr	r3, [r7, #32]
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	011b      	lsls	r3, r3, #4
 8006eb4:	4413      	add	r3, r2
 8006eb6:	4a2c      	ldr	r2, [pc, #176]	; (8006f68 <maze_display+0x2a8>)
 8006eb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	482b      	ldr	r0, [pc, #172]	; (8006f6c <maze_display+0x2ac>)
 8006ec0:	f007 fea4 	bl	800ec0c <iprintf>
			}
			ss++;
 8006ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss < 15) {
 8006eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ecc:	2b0e      	cmp	r3, #14
 8006ece:	ddc0      	ble.n	8006e52 <maze_display+0x192>
		}
		printf("|\n");
 8006ed0:	4829      	ldr	r0, [pc, #164]	; (8006f78 <maze_display+0x2b8>)
 8006ed2:	f007 ff37 	bl	800ed44 <puts>
		ss = 0;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) { // all clear***************************************
 8006eda:	e009      	b.n	8006ef0 <maze_display+0x230>
			presence[ss] = 0;
 8006edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ede:	005b      	lsls	r3, r3, #1
 8006ee0:	3328      	adds	r3, #40	; 0x28
 8006ee2:	443b      	add	r3, r7
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f823 2c28 	strh.w	r2, [r3, #-40]

			ss++;
 8006eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eec:	3301      	adds	r3, #1
 8006eee:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) { // all clear***************************************
 8006ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef2:	2b0f      	cmp	r3, #15
 8006ef4:	ddf2      	ble.n	8006edc <maze_display+0x21c>
		}
		ss = 0; // all clear***************************************
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	627b      	str	r3, [r7, #36]	; 0x24
		if (tt <= -1) {
 8006efa:	6a3b      	ldr	r3, [r7, #32]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	db5d      	blt.n	8006fbc <maze_display+0x2fc>
			break;
		}
		while (ss <= 15) {
 8006f00:	e026      	b.n	8006f50 <maze_display+0x290>
			presence[ss] = wall.column_look[tt] & (1 << ss);
 8006f02:	4a1b      	ldr	r2, [pc, #108]	; (8006f70 <maze_display+0x2b0>)
 8006f04:	6a3b      	ldr	r3, [r7, #32]
 8006f06:	332c      	adds	r3, #44	; 0x2c
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	4413      	add	r3, r2
 8006f0c:	885b      	ldrh	r3, [r3, #2]
 8006f0e:	b21a      	sxth	r2, r3
 8006f10:	2101      	movs	r1, #1
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	fa01 f303 	lsl.w	r3, r1, r3
 8006f18:	b21b      	sxth	r3, r3
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	b21b      	sxth	r3, r3
 8006f1e:	b29a      	uxth	r2, r3
 8006f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f22:	005b      	lsls	r3, r3, #1
 8006f24:	3328      	adds	r3, #40	; 0x28
 8006f26:	443b      	add	r3, r7
 8006f28:	f823 2c28 	strh.w	r2, [r3, #-40]

			if (presence[ss] == 0) {
 8006f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2e:	005b      	lsls	r3, r3, #1
 8006f30:	3328      	adds	r3, #40	; 0x28
 8006f32:	443b      	add	r3, r7
 8006f34:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d103      	bne.n	8006f44 <maze_display+0x284>
				printf("+     ");
 8006f3c:	480f      	ldr	r0, [pc, #60]	; (8006f7c <maze_display+0x2bc>)
 8006f3e:	f007 fe65 	bl	800ec0c <iprintf>
 8006f42:	e002      	b.n	8006f4a <maze_display+0x28a>
			} else {
				printf("+-----");
 8006f44:	480e      	ldr	r0, [pc, #56]	; (8006f80 <maze_display+0x2c0>)
 8006f46:	f007 fe61 	bl	800ec0c <iprintf>
			}
			ss++;
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) {
 8006f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f52:	2b0f      	cmp	r3, #15
 8006f54:	ddd5      	ble.n	8006f02 <maze_display+0x242>
		}

		printf("+\n");
 8006f56:	480b      	ldr	r0, [pc, #44]	; (8006f84 <maze_display+0x2c4>)
 8006f58:	f007 fef4 	bl	800ed44 <puts>

		ss = 0;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	627b      	str	r3, [r7, #36]	; 0x24

		while (ss <= 15) { // all clear***************************************
 8006f60:	e01e      	b.n	8006fa0 <maze_display+0x2e0>
 8006f62:	bf00      	nop
 8006f64:	08011494 	.word	0x08011494
 8006f68:	20000fd8 	.word	0x20000fd8
 8006f6c:	080114f8 	.word	0x080114f8
 8006f70:	20000f60 	.word	0x20000f60
 8006f74:	08011500 	.word	0x08011500
 8006f78:	08011508 	.word	0x08011508
 8006f7c:	0801150c 	.word	0x0801150c
 8006f80:	08011514 	.word	0x08011514
 8006f84:	0801151c 	.word	0x0801151c
 8006f88:	08011520 	.word	0x08011520
			presence[ss] = 0;
 8006f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8e:	005b      	lsls	r3, r3, #1
 8006f90:	3328      	adds	r3, #40	; 0x28
 8006f92:	443b      	add	r3, r7
 8006f94:	2200      	movs	r2, #0
 8006f96:	f823 2c28 	strh.w	r2, [r3, #-40]

			ss++;
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	627b      	str	r3, [r7, #36]	; 0x24
		while (ss <= 15) { // all clear***************************************
 8006fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa2:	2b0f      	cmp	r3, #15
 8006fa4:	ddf2      	ble.n	8006f8c <maze_display+0x2cc>
		}
		ss = 0; // all clear***************************************
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	627b      	str	r3, [r7, #36]	; 0x24

		tt--;
 8006faa:	6a3b      	ldr	r3, [r7, #32]
 8006fac:	3b01      	subs	r3, #1
 8006fae:	623b      	str	r3, [r7, #32]
	while (tt >= -1) { //tt
 8006fb0:	6a3b      	ldr	r3, [r7, #32]
 8006fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fb6:	f6bf af40 	bge.w	8006e3a <maze_display+0x17a>
 8006fba:	e000      	b.n	8006fbe <maze_display+0x2fe>
			break;
 8006fbc:	bf00      	nop
	}

	printf(
 8006fbe:	4803      	ldr	r0, [pc, #12]	; (8006fcc <maze_display+0x30c>)
 8006fc0:	f007 fec0 	bl	800ed44 <puts>
			"+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+\n\n");

}
 8006fc4:	bf00      	nop
 8006fc6:	3728      	adds	r7, #40	; 0x28
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	08011520 	.word	0x08011520

08006fd0 <mode_decision>:
#include "maze_Turning.h"
#include "maze_strategy.h"



unsigned char mode_decision(unsigned char select,unsigned char now_mode){
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	460a      	mov	r2, r1
 8006fda:	71fb      	strb	r3, [r7, #7]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	71bb      	strb	r3, [r7, #6]

//LCD
switch (select){
 8006fe0:	79fb      	ldrb	r3, [r7, #7]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <mode_decision+0x1c>
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d005      	beq.n	8006ff6 <mode_decision+0x26>
 8006fea:	e009      	b.n	8007000 <mode_decision+0x30>
case 0:
mode_display0(now_mode);
 8006fec:	79bb      	ldrb	r3, [r7, #6]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f000 f884 	bl	80070fc <mode_display0>
break;
 8006ff4:	e004      	b.n	8007000 <mode_decision+0x30>
case 1:
mode_display1(now_mode);
 8006ff6:	79bb      	ldrb	r3, [r7, #6]
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f000 f8c5 	bl	8007188 <mode_display1>
break;
 8006ffe:	bf00      	nop
}


while (g_sensor_on[0]<=SENSOR_FINGER_0){
 8007000:	e061      	b.n	80070c6 <mode_decision+0xf6>
	if(read_switch1()==1){
 8007002:	f7fc fd89 	bl	8003b18 <read_switch1>
 8007006:	4603      	mov	r3, r0
 8007008:	2b01      	cmp	r3, #1
 800700a:	d12b      	bne.n	8007064 <mode_decision+0x94>
		if(select==0 && now_mode > MAX_MODE0){now_mode=0;}
 800700c:	79fb      	ldrb	r3, [r7, #7]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d105      	bne.n	800701e <mode_decision+0x4e>
 8007012:	79bb      	ldrb	r3, [r7, #6]
 8007014:	2b05      	cmp	r3, #5
 8007016:	d902      	bls.n	800701e <mode_decision+0x4e>
 8007018:	2300      	movs	r3, #0
 800701a:	71bb      	strb	r3, [r7, #6]
 800701c:	e00b      	b.n	8007036 <mode_decision+0x66>
		else if(select==1 && now_mode > MAX_MODE1){now_mode=0;}
 800701e:	79fb      	ldrb	r3, [r7, #7]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d105      	bne.n	8007030 <mode_decision+0x60>
 8007024:	79bb      	ldrb	r3, [r7, #6]
 8007026:	2b0f      	cmp	r3, #15
 8007028:	d902      	bls.n	8007030 <mode_decision+0x60>
 800702a:	2300      	movs	r3, #0
 800702c:	71bb      	strb	r3, [r7, #6]
 800702e:	e002      	b.n	8007036 <mode_decision+0x66>
		else{now_mode++;}
 8007030:	79bb      	ldrb	r3, [r7, #6]
 8007032:	3301      	adds	r3, #1
 8007034:	71bb      	strb	r3, [r7, #6]

		switch (select){
 8007036:	79fb      	ldrb	r3, [r7, #7]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d002      	beq.n	8007042 <mode_decision+0x72>
 800703c:	2b01      	cmp	r3, #1
 800703e:	d005      	beq.n	800704c <mode_decision+0x7c>
 8007040:	e009      	b.n	8007056 <mode_decision+0x86>
		case 0:
		mode_display0(now_mode);
 8007042:	79bb      	ldrb	r3, [r7, #6]
 8007044:	4618      	mov	r0, r3
 8007046:	f000 f859 	bl	80070fc <mode_display0>
		break;
 800704a:	e004      	b.n	8007056 <mode_decision+0x86>
		case 1:
		mode_display1(now_mode);
 800704c:	79bb      	ldrb	r3, [r7, #6]
 800704e:	4618      	mov	r0, r3
 8007050:	f000 f89a 	bl	8007188 <mode_display1>
		break;
 8007054:	bf00      	nop
		}
		pl_play_oneSound(now_mode);
 8007056:	79bb      	ldrb	r3, [r7, #6]
 8007058:	4618      	mov	r0, r3
 800705a:	f7fb fe25 	bl	8002ca8 <pl_play_oneSound>
		wait_ms(100);
 800705e:	2064      	movs	r0, #100	; 0x64
 8007060:	f7fc fd9e 	bl	8003ba0 <wait_ms>
	}
	if(read_switch2()==1){
 8007064:	f7fc fd6e 	bl	8003b44 <read_switch2>
 8007068:	4603      	mov	r3, r0
 800706a:	2b01      	cmp	r3, #1
 800706c:	d12b      	bne.n	80070c6 <mode_decision+0xf6>
		if(select==0 && now_mode == 0){now_mode=MAX_MODE0+1;}
 800706e:	79fb      	ldrb	r3, [r7, #7]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d105      	bne.n	8007080 <mode_decision+0xb0>
 8007074:	79bb      	ldrb	r3, [r7, #6]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d102      	bne.n	8007080 <mode_decision+0xb0>
 800707a:	2306      	movs	r3, #6
 800707c:	71bb      	strb	r3, [r7, #6]
 800707e:	e00b      	b.n	8007098 <mode_decision+0xc8>
		else if(select==1 && now_mode == 0){now_mode=MAX_MODE1+1;}
 8007080:	79fb      	ldrb	r3, [r7, #7]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d105      	bne.n	8007092 <mode_decision+0xc2>
 8007086:	79bb      	ldrb	r3, [r7, #6]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d102      	bne.n	8007092 <mode_decision+0xc2>
 800708c:	2310      	movs	r3, #16
 800708e:	71bb      	strb	r3, [r7, #6]
 8007090:	e002      	b.n	8007098 <mode_decision+0xc8>
		else{now_mode--;}
 8007092:	79bb      	ldrb	r3, [r7, #6]
 8007094:	3b01      	subs	r3, #1
 8007096:	71bb      	strb	r3, [r7, #6]

		switch (select){
 8007098:	79fb      	ldrb	r3, [r7, #7]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d002      	beq.n	80070a4 <mode_decision+0xd4>
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d005      	beq.n	80070ae <mode_decision+0xde>
 80070a2:	e009      	b.n	80070b8 <mode_decision+0xe8>
		case 0:
		mode_display0(now_mode);
 80070a4:	79bb      	ldrb	r3, [r7, #6]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f000 f828 	bl	80070fc <mode_display0>
		break;
 80070ac:	e004      	b.n	80070b8 <mode_decision+0xe8>
		case 1:
		mode_display1(now_mode);
 80070ae:	79bb      	ldrb	r3, [r7, #6]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 f869 	bl	8007188 <mode_display1>
		break;
 80070b6:	bf00      	nop
		}
		pl_play_oneSound(now_mode);
 80070b8:	79bb      	ldrb	r3, [r7, #6]
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7fb fdf4 	bl	8002ca8 <pl_play_oneSound>
		wait_ms(100);
 80070c0:	2064      	movs	r0, #100	; 0x64
 80070c2:	f7fc fd6d 	bl	8003ba0 <wait_ms>
while (g_sensor_on[0]<=SENSOR_FINGER_0){
 80070c6:	4b0b      	ldr	r3, [pc, #44]	; (80070f4 <mode_decision+0x124>)
 80070c8:	881b      	ldrh	r3, [r3, #0]
 80070ca:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80070ce:	d998      	bls.n	8007002 <mode_decision+0x32>
	}


}

while (g_sensor_on[0]>=SENSOR_FINGER_0){
 80070d0:	e002      	b.n	80070d8 <mode_decision+0x108>
	wait_ms(1);
 80070d2:	2001      	movs	r0, #1
 80070d4:	f7fc fd64 	bl	8003ba0 <wait_ms>
while (g_sensor_on[0]>=SENSOR_FINGER_0){
 80070d8:	4b06      	ldr	r3, [pc, #24]	; (80070f4 <mode_decision+0x124>)
 80070da:	881b      	ldrh	r3, [r3, #0]
 80070dc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80070e0:	d2f7      	bcs.n	80070d2 <mode_decision+0x102>
}
pl_play_Music(8, Zelda_nazo);
 80070e2:	4905      	ldr	r1, [pc, #20]	; (80070f8 <mode_decision+0x128>)
 80070e4:	2008      	movs	r0, #8
 80070e6:	f7fb fe4b 	bl	8002d80 <pl_play_Music>

return now_mode;
 80070ea:	79bb      	ldrb	r3, [r7, #6]
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3708      	adds	r7, #8
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	200003b0 	.word	0x200003b0
 80070f8:	20000914 	.word	0x20000914

080070fc <mode_display0>:

void mode_display0(int mode){
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
	pl_lcd_clear();
 8007104:	f7fb fa87 	bl	8002616 <pl_lcd_clear>
	pl_lcd_pos(0, 0);
 8007108:	2100      	movs	r1, #0
 800710a:	2000      	movs	r0, #0
 800710c:	f7fb fa6b 	bl	80025e6 <pl_lcd_pos>
	switch(mode){
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b04      	cmp	r3, #4
 8007114:	d820      	bhi.n	8007158 <mode_display0+0x5c>
 8007116:	a201      	add	r2, pc, #4	; (adr r2, 800711c <mode_display0+0x20>)
 8007118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711c:	08007131 	.word	0x08007131
 8007120:	08007139 	.word	0x08007139
 8007124:	08007141 	.word	0x08007141
 8007128:	08007149 	.word	0x08007149
 800712c:	08007151 	.word	0x08007151
	case 0:
		pl_lcd_puts("test");
 8007130:	480f      	ldr	r0, [pc, #60]	; (8007170 <mode_display0+0x74>)
 8007132:	f7fb fa1d 	bl	8002570 <pl_lcd_puts>
	break;
 8007136:	e00f      	b.n	8007158 <mode_display0+0x5c>
	case 1:
		pl_lcd_puts("run");
 8007138:	480e      	ldr	r0, [pc, #56]	; (8007174 <mode_display0+0x78>)
 800713a:	f7fb fa19 	bl	8002570 <pl_lcd_puts>
	break;
 800713e:	e00b      	b.n	8007158 <mode_display0+0x5c>
	case 2:
		pl_lcd_puts("tune");
 8007140:	480d      	ldr	r0, [pc, #52]	; (8007178 <mode_display0+0x7c>)
 8007142:	f7fb fa15 	bl	8002570 <pl_lcd_puts>
	break;
 8007146:	e007      	b.n	8007158 <mode_display0+0x5c>
	case 3:
		pl_lcd_puts("tune2");
 8007148:	480c      	ldr	r0, [pc, #48]	; (800717c <mode_display0+0x80>)
 800714a:	f7fb fa11 	bl	8002570 <pl_lcd_puts>
	break;
 800714e:	e003      	b.n	8007158 <mode_display0+0x5c>
	case 4:
		pl_lcd_puts("endure");
 8007150:	480b      	ldr	r0, [pc, #44]	; (8007180 <mode_display0+0x84>)
 8007152:	f7fb fa0d 	bl	8002570 <pl_lcd_puts>
	break;
 8007156:	bf00      	nop
	}

	pl_lcd_pos(1, 0);
 8007158:	2100      	movs	r1, #0
 800715a:	2001      	movs	r0, #1
 800715c:	f7fb fa43 	bl	80025e6 <pl_lcd_pos>
	pl_lcd_puts("mode");
 8007160:	4808      	ldr	r0, [pc, #32]	; (8007184 <mode_display0+0x88>)
 8007162:	f7fb fa05 	bl	8002570 <pl_lcd_puts>

}
 8007166:	bf00      	nop
 8007168:	3708      	adds	r7, #8
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	08011584 	.word	0x08011584
 8007174:	0801158c 	.word	0x0801158c
 8007178:	08011590 	.word	0x08011590
 800717c:	08011598 	.word	0x08011598
 8007180:	080115a0 	.word	0x080115a0
 8007184:	080115a8 	.word	0x080115a8

08007188 <mode_display1>:


void mode_display1(int mode){
 8007188:	b580      	push	{r7, lr}
 800718a:	b088      	sub	sp, #32
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
	pl_lcd_clear();
 8007190:	f7fb fa41 	bl	8002616 <pl_lcd_clear>
	pl_lcd_pos(0, 0);
 8007194:	2100      	movs	r1, #0
 8007196:	2000      	movs	r0, #0
 8007198:	f7fb fa25 	bl	80025e6 <pl_lcd_pos>
	pl_lcd_puts("mode");
 800719c:	480f      	ldr	r0, [pc, #60]	; (80071dc <mode_display1+0x54>)
 800719e:	f7fb f9e7 	bl	8002570 <pl_lcd_puts>
	char strBuffer[17] = {0};
 80071a2:	2300      	movs	r3, #0
 80071a4:	60fb      	str	r3, [r7, #12]
 80071a6:	f107 0310 	add.w	r3, r7, #16
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]
 80071ae:	605a      	str	r2, [r3, #4]
 80071b0:	609a      	str	r2, [r3, #8]
 80071b2:	731a      	strb	r2, [r3, #12]
	sprintf(strBuffer, "CNT=%04d", mode);
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	4909      	ldr	r1, [pc, #36]	; (80071e0 <mode_display1+0x58>)
 80071bc:	4618      	mov	r0, r3
 80071be:	f007 fe97 	bl	800eef0 <siprintf>
	pl_lcd_pos(1, 0);
 80071c2:	2100      	movs	r1, #0
 80071c4:	2001      	movs	r0, #1
 80071c6:	f7fb fa0e 	bl	80025e6 <pl_lcd_pos>
	pl_lcd_puts(strBuffer);
 80071ca:	f107 030c 	add.w	r3, r7, #12
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fb f9ce 	bl	8002570 <pl_lcd_puts>

}
 80071d4:	bf00      	nop
 80071d6:	3720      	adds	r7, #32
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	080115a8 	.word	0x080115a8
 80071e0:	080115b0 	.word	0x080115b0

080071e4 <mode_execution>:





void mode_execution(unsigned char now_mode1,unsigned char now_mode2){
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b082      	sub	sp, #8
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	4603      	mov	r3, r0
 80071ec:	460a      	mov	r2, r1
 80071ee:	71fb      	strb	r3, [r7, #7]
 80071f0:	4613      	mov	r3, r2
 80071f2:	71bb      	strb	r3, [r7, #6]
	pl_lcd_clear();
 80071f4:	f7fb fa0f 	bl	8002616 <pl_lcd_clear>
	pl_lcd_pos(0, 0);
 80071f8:	2100      	movs	r1, #0
 80071fa:	2000      	movs	r0, #0
 80071fc:	f7fb f9f3 	bl	80025e6 <pl_lcd_pos>
	pl_lcd_puts("mode");
 8007200:	4829      	ldr	r0, [pc, #164]	; (80072a8 <mode_execution+0xc4>)
 8007202:	f7fb f9b5 	bl	8002570 <pl_lcd_puts>
	pl_lcd_pos(1, 0);
 8007206:	2100      	movs	r1, #0
 8007208:	2001      	movs	r0, #1
 800720a:	f7fb f9ec 	bl	80025e6 <pl_lcd_pos>
	pl_lcd_puts("select");
 800720e:	4827      	ldr	r0, [pc, #156]	; (80072ac <mode_execution+0xc8>)
 8007210:	f7fb f9ae 	bl	8002570 <pl_lcd_puts>
	while (g_sensor_on[3]<=SENSOR_FINGER_3){
 8007214:	e00f      	b.n	8007236 <mode_execution+0x52>
		wait_ms(1);
 8007216:	2001      	movs	r0, #1
 8007218:	f7fc fcc2 	bl	8003ba0 <wait_ms>
		if(read_switch1()==1 && read_switch2()==1){
 800721c:	f7fc fc7c 	bl	8003b18 <read_switch1>
 8007220:	4603      	mov	r3, r0
 8007222:	2b01      	cmp	r3, #1
 8007224:	d107      	bne.n	8007236 <mode_execution+0x52>
 8007226:	f7fc fc8d 	bl	8003b44 <read_switch2>
 800722a:	4603      	mov	r3, r0
 800722c:	2b01      	cmp	r3, #1
 800722e:	d102      	bne.n	8007236 <mode_execution+0x52>
			now_mode1=100;
 8007230:	2364      	movs	r3, #100	; 0x64
 8007232:	71fb      	strb	r3, [r7, #7]
			break;
 8007234:	e004      	b.n	8007240 <mode_execution+0x5c>
	while (g_sensor_on[3]<=SENSOR_FINGER_3){
 8007236:	4b1e      	ldr	r3, [pc, #120]	; (80072b0 <mode_execution+0xcc>)
 8007238:	88db      	ldrh	r3, [r3, #6]
 800723a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800723e:	d9ea      	bls.n	8007216 <mode_execution+0x32>
		}
	}
	pl_play_Music(8, Zelda_nazo);
 8007240:	491c      	ldr	r1, [pc, #112]	; (80072b4 <mode_execution+0xd0>)
 8007242:	2008      	movs	r0, #8
 8007244:	f7fb fd9c 	bl	8002d80 <pl_play_Music>

switch (now_mode1) {
 8007248:	79fb      	ldrb	r3, [r7, #7]
 800724a:	2b04      	cmp	r3, #4
 800724c:	dc10      	bgt.n	8007270 <mode_execution+0x8c>
 800724e:	2b00      	cmp	r3, #0
 8007250:	db25      	blt.n	800729e <mode_execution+0xba>
 8007252:	2b04      	cmp	r3, #4
 8007254:	d823      	bhi.n	800729e <mode_execution+0xba>
 8007256:	a201      	add	r2, pc, #4	; (adr r2, 800725c <mode_execution+0x78>)
 8007258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725c:	08007277 	.word	0x08007277
 8007260:	08007281 	.word	0x08007281
 8007264:	0800728b 	.word	0x0800728b
 8007268:	0800729d 	.word	0x0800729d
 800726c:	0800729d 	.word	0x0800729d
 8007270:	2b64      	cmp	r3, #100	; 0x64
 8007272:	d00f      	beq.n	8007294 <mode_execution+0xb0>
	case 100://
		wait_ms(10);
	break;

	}
}
 8007274:	e013      	b.n	800729e <mode_execution+0xba>
		mode_PLtest(now_mode2);
 8007276:	79bb      	ldrb	r3, [r7, #6]
 8007278:	4618      	mov	r0, r3
 800727a:	f000 f81d 	bl	80072b8 <mode_PLtest>
	break;
 800727e:	e00e      	b.n	800729e <mode_execution+0xba>
		mode_Running(now_mode2);
 8007280:	79bb      	ldrb	r3, [r7, #6]
 8007282:	4618      	mov	r0, r3
 8007284:	f000 f932 	bl	80074ec <mode_Running>
	break;
 8007288:	e009      	b.n	800729e <mode_execution+0xba>
		mode_Tuning(now_mode2);
 800728a:	79bb      	ldrb	r3, [r7, #6]
 800728c:	4618      	mov	r0, r3
 800728e:	f000 f961 	bl	8007554 <mode_Tuning>
	break;
 8007292:	e004      	b.n	800729e <mode_execution+0xba>
		wait_ms(10);
 8007294:	200a      	movs	r0, #10
 8007296:	f7fc fc83 	bl	8003ba0 <wait_ms>
	break;
 800729a:	e000      	b.n	800729e <mode_execution+0xba>
	break;
 800729c:	bf00      	nop
}
 800729e:	bf00      	nop
 80072a0:	3708      	adds	r7, #8
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	bf00      	nop
 80072a8:	080115a8 	.word	0x080115a8
 80072ac:	080115bc 	.word	0x080115bc
 80072b0:	200003b0 	.word	0x200003b0
 80072b4:	20000914 	.word	0x20000914

080072b8 <mode_PLtest>:

void mode_PLtest(unsigned char now_mode2){
 80072b8:	b590      	push	{r4, r7, lr}
 80072ba:	b091      	sub	sp, #68	; 0x44
 80072bc:	af02      	add	r7, sp, #8
 80072be:	4603      	mov	r3, r0
 80072c0:	71fb      	strb	r3, [r7, #7]
	uint8_t Pin=0;
 80072c2:	2300      	movs	r3, #0
 80072c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t hello[] = "Hello World\n\r";
 80072c8:	4b7e      	ldr	r3, [pc, #504]	; (80074c4 <mode_PLtest+0x20c>)
 80072ca:	f107 0420 	add.w	r4, r7, #32
 80072ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80072d0:	c407      	stmia	r4!, {r0, r1, r2}
 80072d2:	8023      	strh	r3, [r4, #0]
	char strBuffer[17] = {0};
 80072d4:	2300      	movs	r3, #0
 80072d6:	60fb      	str	r3, [r7, #12]
 80072d8:	f107 0310 	add.w	r3, r7, #16
 80072dc:	2200      	movs	r2, #0
 80072de:	601a      	str	r2, [r3, #0]
 80072e0:	605a      	str	r2, [r3, #4]
 80072e2:	609a      	str	r2, [r3, #8]
 80072e4:	731a      	strb	r2, [r3, #12]


	switch (now_mode2) {
 80072e6:	79fb      	ldrb	r3, [r7, #7]
 80072e8:	2b0c      	cmp	r3, #12
 80072ea:	f200 80e7 	bhi.w	80074bc <mode_PLtest+0x204>
 80072ee:	a201      	add	r2, pc, #4	; (adr r2, 80072f4 <mode_PLtest+0x3c>)
 80072f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f4:	08007345 	.word	0x08007345
 80072f8:	08007395 	.word	0x08007395
 80072fc:	080073e1 	.word	0x080073e1
 8007300:	08007409 	.word	0x08007409
 8007304:	0800743b 	.word	0x0800743b
 8007308:	08007447 	.word	0x08007447
 800730c:	08007479 	.word	0x08007479
 8007310:	08007485 	.word	0x08007485
 8007314:	0800748d 	.word	0x0800748d
 8007318:	08007495 	.word	0x08007495
 800731c:	080074bb 	.word	0x080074bb
 8007320:	080074bb 	.word	0x080074bb
 8007324:	080074bb 	.word	0x080074bb
		case 0://LED
			while(read_switch1()==0){
			write_LED(1);
 8007328:	2001      	movs	r0, #1
 800732a:	f7fb f97f 	bl	800262c <write_LED>
			HAL_Delay(500);
 800732e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007332:	f001 fce9 	bl	8008d08 <HAL_Delay>
			write_LED(0);
 8007336:	2000      	movs	r0, #0
 8007338:	f7fb f978 	bl	800262c <write_LED>
			HAL_Delay(500);
 800733c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007340:	f001 fce2 	bl	8008d08 <HAL_Delay>
			while(read_switch1()==0){
 8007344:	f7fc fbe8 	bl	8003b18 <read_switch1>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d0ec      	beq.n	8007328 <mode_PLtest+0x70>
			}
		break;
 800734e:	e0b5      	b.n	80074bc <mode_PLtest+0x204>
		case 1://SWITCH
			while(read_switch1()==0){
			if (read_switch2()==1 && Pin==0){
 8007350:	f7fc fbf8 	bl	8003b44 <read_switch2>
 8007354:	4603      	mov	r3, r0
 8007356:	2b01      	cmp	r3, #1
 8007358:	d10a      	bne.n	8007370 <mode_PLtest+0xb8>
 800735a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800735e:	2b00      	cmp	r3, #0
 8007360:	d106      	bne.n	8007370 <mode_PLtest+0xb8>
				Pin=1;
 8007362:	2301      	movs	r3, #1
 8007364:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				HAL_Delay(100);
 8007368:	2064      	movs	r0, #100	; 0x64
 800736a:	f001 fccd 	bl	8008d08 <HAL_Delay>
 800736e:	e00e      	b.n	800738e <mode_PLtest+0xd6>
			}else if(read_switch2()==1 && Pin==1){
 8007370:	f7fc fbe8 	bl	8003b44 <read_switch2>
 8007374:	4603      	mov	r3, r0
 8007376:	2b01      	cmp	r3, #1
 8007378:	d109      	bne.n	800738e <mode_PLtest+0xd6>
 800737a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800737e:	2b01      	cmp	r3, #1
 8007380:	d105      	bne.n	800738e <mode_PLtest+0xd6>
				Pin=0;
 8007382:	2300      	movs	r3, #0
 8007384:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				HAL_Delay(100);
 8007388:	2064      	movs	r0, #100	; 0x64
 800738a:	f001 fcbd 	bl	8008d08 <HAL_Delay>
			}
			write_LED(1);
 800738e:	2001      	movs	r0, #1
 8007390:	f7fb f94c 	bl	800262c <write_LED>
			while(read_switch1()==0){
 8007394:	f7fc fbc0 	bl	8003b18 <read_switch1>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0d8      	beq.n	8007350 <mode_PLtest+0x98>
			}
		break;
 800739e:	e08d      	b.n	80074bc <mode_PLtest+0x204>
		case 2://USART

			while(read_switch1()==0){
			// test USART2
			setbuf(stdout, NULL);
 80073a0:	4b49      	ldr	r3, [pc, #292]	; (80074c8 <mode_PLtest+0x210>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	2100      	movs	r1, #0
 80073a8:	4618      	mov	r0, r3
 80073aa:	f007 fcd3 	bl	800ed54 <setbuf>
			printf("hello=%s", hello);
 80073ae:	f107 0320 	add.w	r3, r7, #32
 80073b2:	4619      	mov	r1, r3
 80073b4:	4845      	ldr	r0, [pc, #276]	; (80074cc <mode_PLtest+0x214>)
 80073b6:	f007 fc29 	bl	800ec0c <iprintf>
			uint8_t hoge = 3;
 80073ba:	2303      	movs	r3, #3
 80073bc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			float PI=3.14;
 80073c0:	4b43      	ldr	r3, [pc, #268]	; (80074d0 <mode_PLtest+0x218>)
 80073c2:	633b      	str	r3, [r7, #48]	; 0x30
			printf("hoge=%d\n", hoge);
 80073c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80073c8:	4619      	mov	r1, r3
 80073ca:	4842      	ldr	r0, [pc, #264]	; (80074d4 <mode_PLtest+0x21c>)
 80073cc:	f007 fc1e 	bl	800ec0c <iprintf>
			printf("M_PI=%f\n", PI); // @suppress("Float formatting support")
 80073d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073d2:	f7f9 f8b9 	bl	8000548 <__aeabi_f2d>
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	483f      	ldr	r0, [pc, #252]	; (80074d8 <mode_PLtest+0x220>)
 80073dc:	f007 fc16 	bl	800ec0c <iprintf>
			while(read_switch1()==0){
 80073e0:	f7fc fb9a 	bl	8003b18 <read_switch1>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d0da      	beq.n	80073a0 <mode_PLtest+0xe8>
			}
		break;
 80073ea:	e067      	b.n	80074bc <mode_PLtest+0x204>
		case 3://timer
			while(read_switch1()==0){
				write_LED(1);
 80073ec:	2001      	movs	r0, #1
 80073ee:	f7fb f91d 	bl	800262c <write_LED>
				wait_ms(500);
 80073f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80073f6:	f7fc fbd3 	bl	8003ba0 <wait_ms>
				write_LED(0);
 80073fa:	2000      	movs	r0, #0
 80073fc:	f7fb f916 	bl	800262c <write_LED>
				wait_ms(500);
 8007400:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007404:	f7fc fbcc 	bl	8003ba0 <wait_ms>
			while(read_switch1()==0){
 8007408:	f7fc fb86 	bl	8003b18 <read_switch1>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d0ec      	beq.n	80073ec <mode_PLtest+0x134>
				}
		break;
 8007412:	e053      	b.n	80074bc <mode_PLtest+0x204>
		case 4://sensor
			// sensor test
			while(read_switch1()==0){
			//HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,sizeof(g_ADCBuffer) / sizeof(uint16_t));
			//printf("BATT=%f\n",g_V_batt);
			printf("SEN1=%d,SEN2=%d,SEN3=%d,SEN4=%d\n", g_sensor[0][0],g_sensor[1][0],g_sensor[2][0],g_sensor[3][0]);
 8007414:	4b31      	ldr	r3, [pc, #196]	; (80074dc <mode_PLtest+0x224>)
 8007416:	6819      	ldr	r1, [r3, #0]
 8007418:	4b30      	ldr	r3, [pc, #192]	; (80074dc <mode_PLtest+0x224>)
 800741a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800741c:	4b2f      	ldr	r3, [pc, #188]	; (80074dc <mode_PLtest+0x224>)
 800741e:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 8007422:	4b2e      	ldr	r3, [pc, #184]	; (80074dc <mode_PLtest+0x224>)
 8007424:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007428:	9300      	str	r3, [sp, #0]
 800742a:	4603      	mov	r3, r0
 800742c:	482c      	ldr	r0, [pc, #176]	; (80074e0 <mode_PLtest+0x228>)
 800742e:	f007 fbed 	bl	800ec0c <iprintf>
			wait_ms(500);
 8007432:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007436:	f7fc fbb3 	bl	8003ba0 <wait_ms>
			while(read_switch1()==0){
 800743a:	f7fc fb6d 	bl	8003b18 <read_switch1>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d0e7      	beq.n	8007414 <mode_PLtest+0x15c>
			}
		break;
 8007444:	e03a      	b.n	80074bc <mode_PLtest+0x204>
		case 5://speaker
			pl_test_speaker();
 8007446:	f7fb fbc3 	bl	8002bd0 <pl_test_speaker>
		break;
 800744a:	e037      	b.n	80074bc <mode_PLtest+0x204>
		case 6://LCD
			while(read_switch1()==0){
			sprintf(strBuffer, "CNT=%04d", Pin);
 800744c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8007450:	f107 030c 	add.w	r3, r7, #12
 8007454:	4923      	ldr	r1, [pc, #140]	; (80074e4 <mode_PLtest+0x22c>)
 8007456:	4618      	mov	r0, r3
 8007458:	f007 fd4a 	bl	800eef0 <siprintf>
			Pin++;
 800745c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007460:	3301      	adds	r3, #1
 8007462:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			pl_lcd_pos(1, 0);
 8007466:	2100      	movs	r1, #0
 8007468:	2001      	movs	r0, #1
 800746a:	f7fb f8bc 	bl	80025e6 <pl_lcd_pos>
			pl_lcd_puts(strBuffer);
 800746e:	f107 030c 	add.w	r3, r7, #12
 8007472:	4618      	mov	r0, r3
 8007474:	f7fb f87c 	bl	8002570 <pl_lcd_puts>
			while(read_switch1()==0){
 8007478:	f7fc fb4e 	bl	8003b18 <read_switch1>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d0e4      	beq.n	800744c <mode_PLtest+0x194>
			}
		break;
 8007482:	e01b      	b.n	80074bc <mode_PLtest+0x204>
		case 7://motor
		    control_test_motor(0);
 8007484:	2000      	movs	r0, #0
 8007486:	f7f9 fd81 	bl	8000f8c <control_test_motor>
		break;
 800748a:	e017      	b.n	80074bc <mode_PLtest+0x204>
		case 8://motor+sensor
			control_test_motor(1);
 800748c:	2001      	movs	r0, #1
 800748e:	f7f9 fd7d 	bl	8000f8c <control_test_motor>
		break;
 8007492:	e013      	b.n	80074bc <mode_PLtest+0x204>
		case 9://record
			record_mode=1;
 8007494:	4b14      	ldr	r3, [pc, #80]	; (80074e8 <mode_PLtest+0x230>)
 8007496:	2201      	movs	r2, #1
 8007498:	701a      	strb	r2, [r3, #0]
			wait_ms(1000);
 800749a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800749e:	f7fc fb7f 	bl	8003ba0 <wait_ms>
			while(read_switch1()==0){
 80074a2:	e002      	b.n	80074aa <mode_PLtest+0x1f2>
			record_mode=0;
 80074a4:	4b10      	ldr	r3, [pc, #64]	; (80074e8 <mode_PLtest+0x230>)
 80074a6:	2200      	movs	r2, #0
 80074a8:	701a      	strb	r2, [r3, #0]
			while(read_switch1()==0){
 80074aa:	f7fc fb35 	bl	8003b18 <read_switch1>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d0f7      	beq.n	80074a4 <mode_PLtest+0x1ec>
			}
			record_print();
 80074b4:	f000 f91a 	bl	80076ec <record_print>
		break;
 80074b8:	e000      	b.n	80074bc <mode_PLtest+0x204>
		case 10://flash
		break;
 80074ba:	bf00      	nop
		break;
		case 12://PLname
		break;
	}

}
 80074bc:	bf00      	nop
 80074be:	373c      	adds	r7, #60	; 0x3c
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd90      	pop	{r4, r7, pc}
 80074c4:	0801160c 	.word	0x0801160c
 80074c8:	2000000c 	.word	0x2000000c
 80074cc:	080115c4 	.word	0x080115c4
 80074d0:	4048f5c3 	.word	0x4048f5c3
 80074d4:	080115d0 	.word	0x080115d0
 80074d8:	080115dc 	.word	0x080115dc
 80074dc:	2000023c 	.word	0x2000023c
 80074e0:	080115e8 	.word	0x080115e8
 80074e4:	080115b0 	.word	0x080115b0
 80074e8:	20001278 	.word	0x20001278

080074ec <mode_Running>:

void mode_Running(unsigned char now_mode2){
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	4603      	mov	r3, r0
 80074f4:	71fb      	strb	r3, [r7, #7]

	switch (now_mode2) {
 80074f6:	79fb      	ldrb	r3, [r7, #7]
 80074f8:	2b07      	cmp	r3, #7
 80074fa:	d822      	bhi.n	8007542 <mode_Running+0x56>
 80074fc:	a201      	add	r2, pc, #4	; (adr r2, 8007504 <mode_Running+0x18>)
 80074fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007502:	bf00      	nop
 8007504:	08007525 	.word	0x08007525
 8007508:	0800752b 	.word	0x0800752b
 800750c:	08007541 	.word	0x08007541
 8007510:	08007541 	.word	0x08007541
 8007514:	08007541 	.word	0x08007541
 8007518:	08007541 	.word	0x08007541
 800751c:	08007541 	.word	0x08007541
 8007520:	08007541 	.word	0x08007541
		case 0://
			maze_display();
 8007524:	f7ff fbcc 	bl	8006cc0 <maze_display>
		break;
 8007528:	e00b      	b.n	8007542 <mode_Running+0x56>
		case 1://
			AdatiWayReturn(500, 500, 7000,7000);
 800752a:	eddf 1a08 	vldr	s3, [pc, #32]	; 800754c <mode_Running+0x60>
 800752e:	ed9f 1a07 	vldr	s2, [pc, #28]	; 800754c <mode_Running+0x60>
 8007532:	eddf 0a07 	vldr	s1, [pc, #28]	; 8007550 <mode_Running+0x64>
 8007536:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8007550 <mode_Running+0x64>
 800753a:	f7fd fe67 	bl	800520c <AdatiWayReturn>
		break;
 800753e:	e000      	b.n	8007542 <mode_Running+0x56>
		case 2://()
		break;
 8007540:	bf00      	nop
		break;
		case 7://Runname
		break;
	}

}
 8007542:	bf00      	nop
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	45dac000 	.word	0x45dac000
 8007550:	43fa0000 	.word	0x43fa0000

08007554 <mode_Tuning>:


void mode_Tuning(unsigned char now_mode2){
 8007554:	b590      	push	{r4, r7, lr}
 8007556:	b0d1      	sub	sp, #324	; 0x144
 8007558:	af4e      	add	r7, sp, #312	; 0x138
 800755a:	4603      	mov	r3, r0
 800755c:	71fb      	strb	r3, [r7, #7]

	pl_motor_standby(1);
 800755e:	2001      	movs	r0, #1
 8007560:	f7fb f892 	bl	8002688 <pl_motor_standby>
	while(read_switch1()==1 && read_switch2()==1){
 8007564:	e002      	b.n	800756c <mode_Tuning+0x18>
		wait_ms(1);
 8007566:	2001      	movs	r0, #1
 8007568:	f7fc fb1a 	bl	8003ba0 <wait_ms>
	while(read_switch1()==1 && read_switch2()==1){
 800756c:	f7fc fad4 	bl	8003b18 <read_switch1>
 8007570:	4603      	mov	r3, r0
 8007572:	2b01      	cmp	r3, #1
 8007574:	d104      	bne.n	8007580 <mode_Tuning+0x2c>
 8007576:	f7fc fae5 	bl	8003b44 <read_switch2>
 800757a:	4603      	mov	r3, r0
 800757c:	2b01      	cmp	r3, #1
 800757e:	d0f2      	beq.n	8007566 <mode_Tuning+0x12>
		}

	switch (now_mode2) {
 8007580:	79fb      	ldrb	r3, [r7, #7]
 8007582:	2b10      	cmp	r3, #16
 8007584:	d85d      	bhi.n	8007642 <mode_Tuning+0xee>
 8007586:	a201      	add	r2, pc, #4	; (adr r2, 800758c <mode_Tuning+0x38>)
 8007588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758c:	080075d1 	.word	0x080075d1
 8007590:	080075db 	.word	0x080075db
 8007594:	080075e5 	.word	0x080075e5
 8007598:	080075ef 	.word	0x080075ef
 800759c:	08007613 	.word	0x08007613
 80075a0:	08007637 	.word	0x08007637
 80075a4:	08007641 	.word	0x08007641
 80075a8:	08007641 	.word	0x08007641
 80075ac:	08007641 	.word	0x08007641
 80075b0:	08007641 	.word	0x08007641
 80075b4:	08007641 	.word	0x08007641
 80075b8:	08007641 	.word	0x08007641
 80075bc:	08007641 	.word	0x08007641
 80075c0:	08007641 	.word	0x08007641
 80075c4:	08007641 	.word	0x08007641
 80075c8:	08007641 	.word	0x08007641
 80075cc:	08007641 	.word	0x08007641
		case 0://
			control_test_motor2(0,0);
 80075d0:	2100      	movs	r1, #0
 80075d2:	2000      	movs	r0, #0
 80075d4:	f7f9 fd2a 	bl	800102c <control_test_motor2>
		break;
 80075d8:	e033      	b.n	8007642 <mode_Tuning+0xee>
		case 1://
			control_test_motor2(1,0);
 80075da:	2100      	movs	r1, #0
 80075dc:	2001      	movs	r0, #1
 80075de:	f7f9 fd25 	bl	800102c <control_test_motor2>
		break;
 80075e2:	e02e      	b.n	8007642 <mode_Tuning+0xee>
		case 2://
			control_test_motor2(0,1);
 80075e4:	2101      	movs	r1, #1
 80075e6:	2000      	movs	r0, #0
 80075e8:	f7f9 fd20 	bl	800102c <control_test_motor2>
		break;
 80075ec:	e029      	b.n	8007642 <mode_Tuning+0xee>
		case 3://()
			testturning(speed500_exploration,0,0);
 80075ee:	4c17      	ldr	r4, [pc, #92]	; (800764c <mode_Tuning+0xf8>)
 80075f0:	2300      	movs	r3, #0
 80075f2:	934d      	str	r3, [sp, #308]	; 0x134
 80075f4:	2300      	movs	r3, #0
 80075f6:	934c      	str	r3, [sp, #304]	; 0x130
 80075f8:	4668      	mov	r0, sp
 80075fa:	f104 0310 	add.w	r3, r4, #16
 80075fe:	f44f 7298 	mov.w	r2, #304	; 0x130
 8007602:	4619      	mov	r1, r3
 8007604:	f006 fe82 	bl	800e30c <memcpy>
 8007608:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800760c:	f7fd fd98 	bl	8005140 <testturning>
		break;
 8007610:	e017      	b.n	8007642 <mode_Tuning+0xee>
		case 4://()
			testturning(speed500_exploration,1,0);
 8007612:	4c0e      	ldr	r4, [pc, #56]	; (800764c <mode_Tuning+0xf8>)
 8007614:	2300      	movs	r3, #0
 8007616:	934d      	str	r3, [sp, #308]	; 0x134
 8007618:	2301      	movs	r3, #1
 800761a:	934c      	str	r3, [sp, #304]	; 0x130
 800761c:	4668      	mov	r0, sp
 800761e:	f104 0310 	add.w	r3, r4, #16
 8007622:	f44f 7298 	mov.w	r2, #304	; 0x130
 8007626:	4619      	mov	r1, r3
 8007628:	f006 fe70 	bl	800e30c <memcpy>
 800762c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8007630:	f7fd fd86 	bl	8005140 <testturning>
		break;
 8007634:	e005      	b.n	8007642 <mode_Tuning+0xee>
		case 5://
			control_test_motor2(2,1);
 8007636:	2101      	movs	r1, #1
 8007638:	2002      	movs	r0, #2
 800763a:	f7f9 fcf7 	bl	800102c <control_test_motor2>
		break;
 800763e:	e000      	b.n	8007642 <mode_Tuning+0xee>
		case 6://
		break;
 8007640:	bf00      	nop
		break;
		case 16://135
		break;
	}

}
 8007642:	bf00      	nop
 8007644:	370c      	adds	r7, #12
 8007646:	46bd      	mov	sp, r7
 8007648:	bd90      	pop	{r4, r7, pc}
 800764a:	bf00      	nop
 800764c:	20000a50 	.word	0x20000a50

08007650 <record_reset>:
//int SEN_record[5][15];
//int SEN_recordD[5][15];



void record_reset(void) {
 8007650:	b480      	push	{r7}
 8007652:	af00      	add	r7, sp, #0
	record_mode=0;
 8007654:	4b05      	ldr	r3, [pc, #20]	; (800766c <record_reset+0x1c>)
 8007656:	2200      	movs	r2, #0
 8007658:	701a      	strb	r2, [r3, #0]
	record_time = 0;
 800765a:	4b05      	ldr	r3, [pc, #20]	; (8007670 <record_reset+0x20>)
 800765c:	2200      	movs	r2, #0
 800765e:	601a      	str	r2, [r3, #0]
}
 8007660:	bf00      	nop
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	20001278 	.word	0x20001278
 8007670:	2000127c 	.word	0x2000127c

08007674 <record_data>:



void record_data(float *input_record_data, int numlen) {
 8007674:	b490      	push	{r4, r7}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
	if (record_mode == 1) {
 800767e:	4b18      	ldr	r3, [pc, #96]	; (80076e0 <record_data+0x6c>)
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	2b01      	cmp	r3, #1
 8007684:	d126      	bne.n	80076d4 <record_data+0x60>
		for (int record_count = 0; record_count < numlen; record_count++) {
 8007686:	2300      	movs	r3, #0
 8007688:	60fb      	str	r3, [r7, #12]
 800768a:	e013      	b.n	80076b4 <record_data+0x40>
		record_value[record_count][record_time] = input_record_data[record_count];
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	4413      	add	r3, r2
 8007694:	4a13      	ldr	r2, [pc, #76]	; (80076e4 <record_data+0x70>)
 8007696:	6810      	ldr	r0, [r2, #0]
 8007698:	6819      	ldr	r1, [r3, #0]
 800769a:	4c13      	ldr	r4, [pc, #76]	; (80076e8 <record_data+0x74>)
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	4613      	mov	r3, r2
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	4413      	add	r3, r2
 80076a4:	005b      	lsls	r3, r3, #1
 80076a6:	4403      	add	r3, r0
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	4423      	add	r3, r4
 80076ac:	6019      	str	r1, [r3, #0]
		for (int record_count = 0; record_count < numlen; record_count++) {
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	3301      	adds	r3, #1
 80076b2:	60fb      	str	r3, [r7, #12]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	dbe7      	blt.n	800768c <record_data+0x18>
		}


		record_time++;
 80076bc:	4b09      	ldr	r3, [pc, #36]	; (80076e4 <record_data+0x70>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3301      	adds	r3, #1
 80076c2:	4a08      	ldr	r2, [pc, #32]	; (80076e4 <record_data+0x70>)
 80076c4:	6013      	str	r3, [r2, #0]
		if (record_time >= max_record_time) {
 80076c6:	4b07      	ldr	r3, [pc, #28]	; (80076e4 <record_data+0x70>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2b09      	cmp	r3, #9
 80076cc:	dd02      	ble.n	80076d4 <record_data+0x60>
					record_mode = 0;
 80076ce:	4b04      	ldr	r3, [pc, #16]	; (80076e0 <record_data+0x6c>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	701a      	strb	r2, [r3, #0]
				}
	}
}
 80076d4:	bf00      	nop
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bc90      	pop	{r4, r7}
 80076dc:	4770      	bx	lr
 80076de:	bf00      	nop
 80076e0:	20001278 	.word	0x20001278
 80076e4:	2000127c 	.word	0x2000127c
 80076e8:	200011d8 	.word	0x200011d8

080076ec <record_print>:

void record_print(void) {
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
	int a;
	for (a = 0; a <= record_time; a++) {
 80076f2:	2300      	movs	r3, #0
 80076f4:	607b      	str	r3, [r7, #4]
 80076f6:	e025      	b.n	8007744 <record_print+0x58>
		printf("%d", a);
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	4817      	ldr	r0, [pc, #92]	; (8007758 <record_print+0x6c>)
 80076fc:	f007 fa86 	bl	800ec0c <iprintf>
		for (int record_count = 0; record_count < max_record_num; record_count++) {
 8007700:	2300      	movs	r3, #0
 8007702:	603b      	str	r3, [r7, #0]
 8007704:	e015      	b.n	8007732 <record_print+0x46>
		printf(",%f", record_value[record_count][a]);
 8007706:	4915      	ldr	r1, [pc, #84]	; (800775c <record_print+0x70>)
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	4613      	mov	r3, r2
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	4413      	add	r3, r2
 8007710:	005b      	lsls	r3, r3, #1
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	4413      	add	r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	440b      	add	r3, r1
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4618      	mov	r0, r3
 800771e:	f7f8 ff13 	bl	8000548 <__aeabi_f2d>
 8007722:	4602      	mov	r2, r0
 8007724:	460b      	mov	r3, r1
 8007726:	480e      	ldr	r0, [pc, #56]	; (8007760 <record_print+0x74>)
 8007728:	f007 fa70 	bl	800ec0c <iprintf>
		for (int record_count = 0; record_count < max_record_num; record_count++) {
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	3301      	adds	r3, #1
 8007730:	603b      	str	r3, [r7, #0]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	2b03      	cmp	r3, #3
 8007736:	dde6      	ble.n	8007706 <record_print+0x1a>
		}
		printf("\n");
 8007738:	200a      	movs	r0, #10
 800773a:	f007 fa7f 	bl	800ec3c <putchar>
	for (a = 0; a <= record_time; a++) {
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	3301      	adds	r3, #1
 8007742:	607b      	str	r3, [r7, #4]
 8007744:	4b07      	ldr	r3, [pc, #28]	; (8007764 <record_print+0x78>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	429a      	cmp	r2, r3
 800774c:	ddd4      	ble.n	80076f8 <record_print+0xc>
	}
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	0801161c 	.word	0x0801161c
 800775c:	200011d8 	.word	0x200011d8
 8007760:	08011620 	.word	0x08011620
 8007764:	2000127c 	.word	0x2000127c

08007768 <interrupt_record>:

void interrupt_record(void){
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0

	float r_data[max_record_num]={(float)(g_sensor[0][0]),(float)(g_sensor[1][0]),(float)(g_sensor[2][0]),(float)(g_sensor[3][0])};
 800776e:	4b15      	ldr	r3, [pc, #84]	; (80077c4 <interrupt_record+0x5c>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	ee07 3a90 	vmov	s15, r3
 8007776:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800777a:	edc7 7a00 	vstr	s15, [r7]
 800777e:	4b11      	ldr	r3, [pc, #68]	; (80077c4 <interrupt_record+0x5c>)
 8007780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007782:	ee07 3a90 	vmov	s15, r3
 8007786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800778a:	edc7 7a01 	vstr	s15, [r7, #4]
 800778e:	4b0d      	ldr	r3, [pc, #52]	; (80077c4 <interrupt_record+0x5c>)
 8007790:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007794:	ee07 3a90 	vmov	s15, r3
 8007798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800779c:	edc7 7a02 	vstr	s15, [r7, #8]
 80077a0:	4b08      	ldr	r3, [pc, #32]	; (80077c4 <interrupt_record+0x5c>)
 80077a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80077a6:	ee07 3a90 	vmov	s15, r3
 80077aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077ae:	edc7 7a03 	vstr	s15, [r7, #12]
	//	float r_data[max_record_num]={g_TargetStraight.velocity};
	record_data(r_data, max_record_num);
 80077b2:	463b      	mov	r3, r7
 80077b4:	2104      	movs	r1, #4
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7ff ff5c 	bl	8007674 <record_data>



}
 80077bc:	bf00      	nop
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	2000023c 	.word	0x2000023c

080077c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b083      	sub	sp, #12
 80077cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077ce:	4b0f      	ldr	r3, [pc, #60]	; (800780c <HAL_MspInit+0x44>)
 80077d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d2:	4a0e      	ldr	r2, [pc, #56]	; (800780c <HAL_MspInit+0x44>)
 80077d4:	f043 0301 	orr.w	r3, r3, #1
 80077d8:	6613      	str	r3, [r2, #96]	; 0x60
 80077da:	4b0c      	ldr	r3, [pc, #48]	; (800780c <HAL_MspInit+0x44>)
 80077dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077de:	f003 0301 	and.w	r3, r3, #1
 80077e2:	607b      	str	r3, [r7, #4]
 80077e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80077e6:	4b09      	ldr	r3, [pc, #36]	; (800780c <HAL_MspInit+0x44>)
 80077e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077ea:	4a08      	ldr	r2, [pc, #32]	; (800780c <HAL_MspInit+0x44>)
 80077ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077f0:	6593      	str	r3, [r2, #88]	; 0x58
 80077f2:	4b06      	ldr	r3, [pc, #24]	; (800780c <HAL_MspInit+0x44>)
 80077f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077fa:	603b      	str	r3, [r7, #0]
 80077fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80077fe:	bf00      	nop
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	40021000 	.word	0x40021000

08007810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007810:	b480      	push	{r7}
 8007812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007814:	e7fe      	b.n	8007814 <NMI_Handler+0x4>

08007816 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007816:	b480      	push	{r7}
 8007818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800781a:	e7fe      	b.n	800781a <HardFault_Handler+0x4>

0800781c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800781c:	b480      	push	{r7}
 800781e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007820:	e7fe      	b.n	8007820 <MemManage_Handler+0x4>

08007822 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007822:	b480      	push	{r7}
 8007824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007826:	e7fe      	b.n	8007826 <BusFault_Handler+0x4>

08007828 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007828:	b480      	push	{r7}
 800782a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800782c:	e7fe      	b.n	800782c <UsageFault_Handler+0x4>

0800782e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800782e:	b480      	push	{r7}
 8007830:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007832:	bf00      	nop
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800783c:	b480      	push	{r7}
 800783e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007840:	bf00      	nop
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr

0800784a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800784a:	b480      	push	{r7}
 800784c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800784e:	bf00      	nop
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800785c:	f001 fa34 	bl	8008cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007860:	bf00      	nop
 8007862:	bd80      	pop	{r7, pc}

08007864 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007868:	4802      	ldr	r0, [pc, #8]	; (8007874 <DMA1_Channel1_IRQHandler+0x10>)
 800786a:	f003 f855 	bl	800a918 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800786e:	bf00      	nop
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	200009bc 	.word	0x200009bc

08007878 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	  pl_interrupt_motor_count_L();
 800787c:	f7fa ffba 	bl	80027f4 <pl_interrupt_motor_count_L>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007880:	4802      	ldr	r0, [pc, #8]	; (800788c <TIM1_UP_TIM16_IRQHandler+0x14>)
 8007882:	f005 fa3b 	bl	800ccfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8007886:	bf00      	nop
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	20001284 	.word	0x20001284

08007890 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	  pl_interrupt_motor_count_R();
 8007894:	f7fa ffda 	bl	800284c <pl_interrupt_motor_count_R>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007898:	4802      	ldr	r0, [pc, #8]	; (80078a4 <TIM2_IRQHandler+0x14>)
 800789a:	f005 fa2f 	bl	800ccfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800789e:	bf00      	nop
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	200012d0 	.word	0x200012d0

080078a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80078ac:	4807      	ldr	r0, [pc, #28]	; (80078cc <TIM6_DAC_IRQHandler+0x24>)
 80078ae:	f005 fa25 	bl	800ccfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  pl_timer_count();
 80078b2:	f7fc f967 	bl	8003b84 <pl_timer_count>
  pl_interupt_getSensor();
 80078b6:	f7fb f97d 	bl	8002bb4 <pl_interupt_getSensor>
  interrupt_calSensor();
 80078ba:	f7fa fc35 	bl	8002128 <interrupt_calSensor>
  interrupt_Motor();
 80078be:	f7f9 fc23 	bl	8001108 <interrupt_Motor>
  interrupt_record();
 80078c2:	f7ff ff51 	bl	8007768 <interrupt_record>

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80078c6:	bf00      	nop
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	2000131c 	.word	0x2000131c

080078d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80078d0:	b480      	push	{r7}
 80078d2:	af00      	add	r7, sp, #0
	return 1;
 80078d4:	2301      	movs	r3, #1
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <_kill>:

int _kill(int pid, int sig)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80078ea:	f006 fce5 	bl	800e2b8 <__errno>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2216      	movs	r2, #22
 80078f2:	601a      	str	r2, [r3, #0]
	return -1;
 80078f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3708      	adds	r7, #8
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <_exit>:

void _exit (int status)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8007908:	f04f 31ff 	mov.w	r1, #4294967295
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f7ff ffe7 	bl	80078e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8007912:	e7fe      	b.n	8007912 <_exit+0x12>

08007914 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b086      	sub	sp, #24
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007920:	2300      	movs	r3, #0
 8007922:	617b      	str	r3, [r7, #20]
 8007924:	e00a      	b.n	800793c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007926:	f3af 8000 	nop.w
 800792a:	4601      	mov	r1, r0
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	1c5a      	adds	r2, r3, #1
 8007930:	60ba      	str	r2, [r7, #8]
 8007932:	b2ca      	uxtb	r2, r1
 8007934:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	3301      	adds	r3, #1
 800793a:	617b      	str	r3, [r7, #20]
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	429a      	cmp	r2, r3
 8007942:	dbf0      	blt.n	8007926 <_read+0x12>
	}

return len;
 8007944:	687b      	ldr	r3, [r7, #4]
}
 8007946:	4618      	mov	r0, r3
 8007948:	3718      	adds	r7, #24
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800795c:	2300      	movs	r3, #0
 800795e:	617b      	str	r3, [r7, #20]
 8007960:	e00a      	b.n	8007978 <_write+0x28>
	{
		HAL_UART_Transmit(&huart2, ptr++, 1, 1);
 8007962:	68b9      	ldr	r1, [r7, #8]
 8007964:	1c4b      	adds	r3, r1, #1
 8007966:	60bb      	str	r3, [r7, #8]
 8007968:	2301      	movs	r3, #1
 800796a:	2201      	movs	r2, #1
 800796c:	4807      	ldr	r0, [pc, #28]	; (800798c <_write+0x3c>)
 800796e:	f006 f879 	bl	800da64 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	3301      	adds	r3, #1
 8007976:	617b      	str	r3, [r7, #20]
 8007978:	697a      	ldr	r2, [r7, #20]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	429a      	cmp	r2, r3
 800797e:	dbf0      	blt.n	8007962 <_write+0x12>
	}
	return len;
 8007980:	687b      	ldr	r3, [r7, #4]
}
 8007982:	4618      	mov	r0, r3
 8007984:	3718      	adds	r7, #24
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	200013b4 	.word	0x200013b4

08007990 <_close>:

int _close(int file)
{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
	return -1;
 8007998:	f04f 33ff 	mov.w	r3, #4294967295
}
 800799c:	4618      	mov	r0, r3
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80079b8:	605a      	str	r2, [r3, #4]
	return 0;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <_isatty>:

int _isatty(int file)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
	return 1;
 80079d0:	2301      	movs	r3, #1
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	370c      	adds	r7, #12
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr

080079de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80079de:	b480      	push	{r7}
 80079e0:	b085      	sub	sp, #20
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	60b9      	str	r1, [r7, #8]
 80079e8:	607a      	str	r2, [r7, #4]
	return 0;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3714      	adds	r7, #20
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b086      	sub	sp, #24
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007a00:	4a14      	ldr	r2, [pc, #80]	; (8007a54 <_sbrk+0x5c>)
 8007a02:	4b15      	ldr	r3, [pc, #84]	; (8007a58 <_sbrk+0x60>)
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007a0c:	4b13      	ldr	r3, [pc, #76]	; (8007a5c <_sbrk+0x64>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d102      	bne.n	8007a1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007a14:	4b11      	ldr	r3, [pc, #68]	; (8007a5c <_sbrk+0x64>)
 8007a16:	4a12      	ldr	r2, [pc, #72]	; (8007a60 <_sbrk+0x68>)
 8007a18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a1a:	4b10      	ldr	r3, [pc, #64]	; (8007a5c <_sbrk+0x64>)
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4413      	add	r3, r2
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d207      	bcs.n	8007a38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a28:	f006 fc46 	bl	800e2b8 <__errno>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	220c      	movs	r2, #12
 8007a30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a32:	f04f 33ff 	mov.w	r3, #4294967295
 8007a36:	e009      	b.n	8007a4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a38:	4b08      	ldr	r3, [pc, #32]	; (8007a5c <_sbrk+0x64>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a3e:	4b07      	ldr	r3, [pc, #28]	; (8007a5c <_sbrk+0x64>)
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4413      	add	r3, r2
 8007a46:	4a05      	ldr	r2, [pc, #20]	; (8007a5c <_sbrk+0x64>)
 8007a48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3718      	adds	r7, #24
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	20010000 	.word	0x20010000
 8007a58:	00000400 	.word	0x00000400
 8007a5c:	20001280 	.word	0x20001280
 8007a60:	20001450 	.word	0x20001450

08007a64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8007a64:	b480      	push	{r7}
 8007a66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8007a68:	4b06      	ldr	r3, [pc, #24]	; (8007a84 <SystemInit+0x20>)
 8007a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a6e:	4a05      	ldr	r2, [pc, #20]	; (8007a84 <SystemInit+0x20>)
 8007a70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8007a78:	bf00      	nop
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop
 8007a84:	e000ed00 	.word	0xe000ed00

08007a88 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b096      	sub	sp, #88	; 0x58
 8007a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a8e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	605a      	str	r2, [r3, #4]
 8007a98:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007a9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	601a      	str	r2, [r3, #0]
 8007aa2:	605a      	str	r2, [r3, #4]
 8007aa4:	609a      	str	r2, [r3, #8]
 8007aa6:	60da      	str	r2, [r3, #12]
 8007aa8:	611a      	str	r2, [r3, #16]
 8007aaa:	615a      	str	r2, [r3, #20]
 8007aac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007aae:	1d3b      	adds	r3, r7, #4
 8007ab0:	222c      	movs	r2, #44	; 0x2c
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f006 fc37 	bl	800e328 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007aba:	4b39      	ldr	r3, [pc, #228]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007abc:	4a39      	ldr	r2, [pc, #228]	; (8007ba4 <MX_TIM1_Init+0x11c>)
 8007abe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 8007ac0:	4b37      	ldr	r3, [pc, #220]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007ac2:	2207      	movs	r2, #7
 8007ac4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ac6:	4b36      	ldr	r3, [pc, #216]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007ac8:	2200      	movs	r2, #0
 8007aca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8007acc:	4b34      	ldr	r3, [pc, #208]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007ace:	f242 720f 	movw	r2, #9999	; 0x270f
 8007ad2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ad4:	4b32      	ldr	r3, [pc, #200]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007ada:	4b31      	ldr	r3, [pc, #196]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007ae0:	4b2f      	ldr	r3, [pc, #188]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007ae6:	482e      	ldr	r0, [pc, #184]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007ae8:	f004 ff4a 	bl	800c980 <HAL_TIM_PWM_Init>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8007af2:	f7fc fbdc 	bl	80042ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007af6:	2300      	movs	r3, #0
 8007af8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007afa:	2300      	movs	r3, #0
 8007afc:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007afe:	2300      	movs	r3, #0
 8007b00:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007b02:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007b06:	4619      	mov	r1, r3
 8007b08:	4825      	ldr	r0, [pc, #148]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007b0a:	f005 fe61 	bl	800d7d0 <HAL_TIMEx_MasterConfigSynchronization>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d001      	beq.n	8007b18 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8007b14:	f7fc fbcb 	bl	80042ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007b18:	2360      	movs	r3, #96	; 0x60
 8007b1a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 5000-1;
 8007b1c:	f241 3387 	movw	r3, #4999	; 0x1387
 8007b20:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007b22:	2300      	movs	r3, #0
 8007b24:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007b26:	2300      	movs	r3, #0
 8007b28:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007b32:	2300      	movs	r3, #0
 8007b34:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007b36:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	4818      	ldr	r0, [pc, #96]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007b40:	f005 f9fc 	bl	800cf3c <HAL_TIM_PWM_ConfigChannel>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d001      	beq.n	8007b4e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8007b4a:	f7fc fbb0 	bl	80042ae <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007b52:	2300      	movs	r3, #0
 8007b54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007b56:	2300      	movs	r3, #0
 8007b58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007b62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007b66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8007b70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b74:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8007b76:	2300      	movs	r3, #0
 8007b78:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007b7e:	1d3b      	adds	r3, r7, #4
 8007b80:	4619      	mov	r1, r3
 8007b82:	4807      	ldr	r0, [pc, #28]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007b84:	f005 fe8a 	bl	800d89c <HAL_TIMEx_ConfigBreakDeadTime>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d001      	beq.n	8007b92 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8007b8e:	f7fc fb8e 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007b92:	4803      	ldr	r0, [pc, #12]	; (8007ba0 <MX_TIM1_Init+0x118>)
 8007b94:	f000 f998 	bl	8007ec8 <HAL_TIM_MspPostInit>

}
 8007b98:	bf00      	nop
 8007b9a:	3758      	adds	r7, #88	; 0x58
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	20001284 	.word	0x20001284
 8007ba4:	40012c00 	.word	0x40012c00

08007ba8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b08a      	sub	sp, #40	; 0x28
 8007bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007bae:	f107 031c 	add.w	r3, r7, #28
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]
 8007bb6:	605a      	str	r2, [r3, #4]
 8007bb8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007bba:	463b      	mov	r3, r7
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	601a      	str	r2, [r3, #0]
 8007bc0:	605a      	str	r2, [r3, #4]
 8007bc2:	609a      	str	r2, [r3, #8]
 8007bc4:	60da      	str	r2, [r3, #12]
 8007bc6:	611a      	str	r2, [r3, #16]
 8007bc8:	615a      	str	r2, [r3, #20]
 8007bca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007bcc:	4b22      	ldr	r3, [pc, #136]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007bce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007bd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8007bd4:	4b20      	ldr	r3, [pc, #128]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007bd6:	2207      	movs	r2, #7
 8007bd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bda:	4b1f      	ldr	r3, [pc, #124]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007bdc:	2200      	movs	r2, #0
 8007bde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8007be0:	4b1d      	ldr	r3, [pc, #116]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007be2:	f242 720f 	movw	r2, #9999	; 0x270f
 8007be6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007be8:	4b1b      	ldr	r3, [pc, #108]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007bea:	2200      	movs	r2, #0
 8007bec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007bee:	4b1a      	ldr	r3, [pc, #104]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8007bf4:	4818      	ldr	r0, [pc, #96]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007bf6:	f004 fec3 	bl	800c980 <HAL_TIM_PWM_Init>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d001      	beq.n	8007c04 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8007c00:	f7fc fb55 	bl	80042ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c04:	2300      	movs	r3, #0
 8007c06:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007c0c:	f107 031c 	add.w	r3, r7, #28
 8007c10:	4619      	mov	r1, r3
 8007c12:	4811      	ldr	r0, [pc, #68]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007c14:	f005 fddc 	bl	800d7d0 <HAL_TIMEx_MasterConfigSynchronization>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8007c1e:	f7fc fb46 	bl	80042ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007c22:	2360      	movs	r3, #96	; 0x60
 8007c24:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 5000-1;
 8007c26:	f241 3387 	movw	r3, #4999	; 0x1387
 8007c2a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007c30:	2300      	movs	r3, #0
 8007c32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007c34:	463b      	mov	r3, r7
 8007c36:	2204      	movs	r2, #4
 8007c38:	4619      	mov	r1, r3
 8007c3a:	4807      	ldr	r0, [pc, #28]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007c3c:	f005 f97e 	bl	800cf3c <HAL_TIM_PWM_ConfigChannel>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d001      	beq.n	8007c4a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8007c46:	f7fc fb32 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8007c4a:	4803      	ldr	r0, [pc, #12]	; (8007c58 <MX_TIM2_Init+0xb0>)
 8007c4c:	f000 f93c 	bl	8007ec8 <HAL_TIM_MspPostInit>

}
 8007c50:	bf00      	nop
 8007c52:	3728      	adds	r7, #40	; 0x28
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	200012d0 	.word	0x200012d0

08007c5c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c62:	1d3b      	adds	r3, r7, #4
 8007c64:	2200      	movs	r2, #0
 8007c66:	601a      	str	r2, [r3, #0]
 8007c68:	605a      	str	r2, [r3, #4]
 8007c6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8007c6c:	4b14      	ldr	r3, [pc, #80]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007c6e:	4a15      	ldr	r2, [pc, #84]	; (8007cc4 <MX_TIM6_Init+0x68>)
 8007c70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 8007c72:	4b13      	ldr	r3, [pc, #76]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007c74:	224f      	movs	r2, #79	; 0x4f
 8007c76:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c78:	4b11      	ldr	r3, [pc, #68]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8007c7e:	4b10      	ldr	r3, [pc, #64]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007c80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007c84:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007c86:	4b0e      	ldr	r3, [pc, #56]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007c88:	2280      	movs	r2, #128	; 0x80
 8007c8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007c8c:	480c      	ldr	r0, [pc, #48]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007c8e:	f004 fdcb 	bl	800c828 <HAL_TIM_Base_Init>
 8007c92:	4603      	mov	r3, r0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d001      	beq.n	8007c9c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8007c98:	f7fc fb09 	bl	80042ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007ca4:	1d3b      	adds	r3, r7, #4
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	4805      	ldr	r0, [pc, #20]	; (8007cc0 <MX_TIM6_Init+0x64>)
 8007caa:	f005 fd91 	bl	800d7d0 <HAL_TIMEx_MasterConfigSynchronization>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d001      	beq.n	8007cb8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8007cb4:	f7fc fafb 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8007cb8:	bf00      	nop
 8007cba:	3710      	adds	r7, #16
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	2000131c 	.word	0x2000131c
 8007cc4:	40001000 	.word	0x40001000

08007cc8 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b096      	sub	sp, #88	; 0x58
 8007ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007cce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	601a      	str	r2, [r3, #0]
 8007cd6:	605a      	str	r2, [r3, #4]
 8007cd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007cda:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007cde:	2200      	movs	r2, #0
 8007ce0:	601a      	str	r2, [r3, #0]
 8007ce2:	605a      	str	r2, [r3, #4]
 8007ce4:	609a      	str	r2, [r3, #8]
 8007ce6:	60da      	str	r2, [r3, #12]
 8007ce8:	611a      	str	r2, [r3, #16]
 8007cea:	615a      	str	r2, [r3, #20]
 8007cec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007cee:	1d3b      	adds	r3, r7, #4
 8007cf0:	222c      	movs	r2, #44	; 0x2c
 8007cf2:	2100      	movs	r1, #0
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f006 fb17 	bl	800e328 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8007cfa:	4b34      	ldr	r3, [pc, #208]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007cfc:	4a34      	ldr	r2, [pc, #208]	; (8007dd0 <MX_TIM15_Init+0x108>)
 8007cfe:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 80-1;
 8007d00:	4b32      	ldr	r3, [pc, #200]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d02:	224f      	movs	r2, #79	; 0x4f
 8007d04:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d06:	4b31      	ldr	r3, [pc, #196]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d08:	2200      	movs	r2, #0
 8007d0a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 5000-1;
 8007d0c:	4b2f      	ldr	r3, [pc, #188]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d0e:	f241 3287 	movw	r2, #4999	; 0x1387
 8007d12:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d14:	4b2d      	ldr	r3, [pc, #180]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007d1a:	4b2c      	ldr	r3, [pc, #176]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d20:	4b2a      	ldr	r3, [pc, #168]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8007d26:	4829      	ldr	r0, [pc, #164]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d28:	f004 fe2a 	bl	800c980 <HAL_TIM_PWM_Init>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d001      	beq.n	8007d36 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8007d32:	f7fc fabc 	bl	80042ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007d36:	2300      	movs	r3, #0
 8007d38:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007d3e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007d42:	4619      	mov	r1, r3
 8007d44:	4821      	ldr	r0, [pc, #132]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d46:	f005 fd43 	bl	800d7d0 <HAL_TIMEx_MasterConfigSynchronization>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8007d50:	f7fc faad 	bl	80042ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007d54:	2360      	movs	r3, #96	; 0x60
 8007d56:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 2500-1;
 8007d58:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8007d5c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007d62:	2300      	movs	r3, #0
 8007d64:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007d66:	2300      	movs	r3, #0
 8007d68:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007d72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d76:	2204      	movs	r2, #4
 8007d78:	4619      	mov	r1, r3
 8007d7a:	4814      	ldr	r0, [pc, #80]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007d7c:	f005 f8de 	bl	800cf3c <HAL_TIM_PWM_ConfigChannel>
 8007d80:	4603      	mov	r3, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <MX_TIM15_Init+0xc2>
  {
    Error_Handler();
 8007d86:	f7fc fa92 	bl	80042ae <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007d92:	2300      	movs	r3, #0
 8007d94:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007d96:	2300      	movs	r3, #0
 8007d98:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007d9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007da2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007da4:	2300      	movs	r3, #0
 8007da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8007da8:	1d3b      	adds	r3, r7, #4
 8007daa:	4619      	mov	r1, r3
 8007dac:	4807      	ldr	r0, [pc, #28]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007dae:	f005 fd75 	bl	800d89c <HAL_TIMEx_ConfigBreakDeadTime>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <MX_TIM15_Init+0xf4>
  {
    Error_Handler();
 8007db8:	f7fc fa79 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8007dbc:	4803      	ldr	r0, [pc, #12]	; (8007dcc <MX_TIM15_Init+0x104>)
 8007dbe:	f000 f883 	bl	8007ec8 <HAL_TIM_MspPostInit>

}
 8007dc2:	bf00      	nop
 8007dc4:	3758      	adds	r7, #88	; 0x58
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20001368 	.word	0x20001368
 8007dd0:	40014000 	.word	0x40014000

08007dd4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a23      	ldr	r2, [pc, #140]	; (8007e70 <HAL_TIM_PWM_MspInit+0x9c>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d114      	bne.n	8007e10 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007de6:	4b23      	ldr	r3, [pc, #140]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dea:	4a22      	ldr	r2, [pc, #136]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007dec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007df0:	6613      	str	r3, [r2, #96]	; 0x60
 8007df2:	4b20      	ldr	r3, [pc, #128]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007df6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dfa:	617b      	str	r3, [r7, #20]
 8007dfc:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8007dfe:	2200      	movs	r2, #0
 8007e00:	2100      	movs	r1, #0
 8007e02:	2019      	movs	r0, #25
 8007e04:	f002 fbfb 	bl	800a5fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007e08:	2019      	movs	r0, #25
 8007e0a:	f002 fc14 	bl	800a636 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8007e0e:	e02a      	b.n	8007e66 <HAL_TIM_PWM_MspInit+0x92>
  else if(tim_pwmHandle->Instance==TIM2)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e18:	d114      	bne.n	8007e44 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e1a:	4b16      	ldr	r3, [pc, #88]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e1e:	4a15      	ldr	r2, [pc, #84]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007e20:	f043 0301 	orr.w	r3, r3, #1
 8007e24:	6593      	str	r3, [r2, #88]	; 0x58
 8007e26:	4b13      	ldr	r3, [pc, #76]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e2a:	f003 0301 	and.w	r3, r3, #1
 8007e2e:	613b      	str	r3, [r7, #16]
 8007e30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007e32:	2200      	movs	r2, #0
 8007e34:	2100      	movs	r1, #0
 8007e36:	201c      	movs	r0, #28
 8007e38:	f002 fbe1 	bl	800a5fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007e3c:	201c      	movs	r0, #28
 8007e3e:	f002 fbfa 	bl	800a636 <HAL_NVIC_EnableIRQ>
}
 8007e42:	e010      	b.n	8007e66 <HAL_TIM_PWM_MspInit+0x92>
  else if(tim_pwmHandle->Instance==TIM15)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a0b      	ldr	r2, [pc, #44]	; (8007e78 <HAL_TIM_PWM_MspInit+0xa4>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d10b      	bne.n	8007e66 <HAL_TIM_PWM_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007e4e:	4b09      	ldr	r3, [pc, #36]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e52:	4a08      	ldr	r2, [pc, #32]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e58:	6613      	str	r3, [r2, #96]	; 0x60
 8007e5a:	4b06      	ldr	r3, [pc, #24]	; (8007e74 <HAL_TIM_PWM_MspInit+0xa0>)
 8007e5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e62:	60fb      	str	r3, [r7, #12]
 8007e64:	68fb      	ldr	r3, [r7, #12]
}
 8007e66:	bf00      	nop
 8007e68:	3718      	adds	r7, #24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	40012c00 	.word	0x40012c00
 8007e74:	40021000 	.word	0x40021000
 8007e78:	40014000 	.word	0x40014000

08007e7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a0d      	ldr	r2, [pc, #52]	; (8007ec0 <HAL_TIM_Base_MspInit+0x44>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d113      	bne.n	8007eb6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007e8e:	4b0d      	ldr	r3, [pc, #52]	; (8007ec4 <HAL_TIM_Base_MspInit+0x48>)
 8007e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e92:	4a0c      	ldr	r2, [pc, #48]	; (8007ec4 <HAL_TIM_Base_MspInit+0x48>)
 8007e94:	f043 0310 	orr.w	r3, r3, #16
 8007e98:	6593      	str	r3, [r2, #88]	; 0x58
 8007e9a:	4b0a      	ldr	r3, [pc, #40]	; (8007ec4 <HAL_TIM_Base_MspInit+0x48>)
 8007e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9e:	f003 0310 	and.w	r3, r3, #16
 8007ea2:	60fb      	str	r3, [r7, #12]
 8007ea4:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	2104      	movs	r1, #4
 8007eaa:	2036      	movs	r0, #54	; 0x36
 8007eac:	f002 fba7 	bl	800a5fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007eb0:	2036      	movs	r0, #54	; 0x36
 8007eb2:	f002 fbc0 	bl	800a636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8007eb6:	bf00      	nop
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}
 8007ebe:	bf00      	nop
 8007ec0:	40001000 	.word	0x40001000
 8007ec4:	40021000 	.word	0x40021000

08007ec8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b08a      	sub	sp, #40	; 0x28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ed0:	f107 0314 	add.w	r3, r7, #20
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	601a      	str	r2, [r3, #0]
 8007ed8:	605a      	str	r2, [r3, #4]
 8007eda:	609a      	str	r2, [r3, #8]
 8007edc:	60da      	str	r2, [r3, #12]
 8007ede:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a35      	ldr	r2, [pc, #212]	; (8007fbc <HAL_TIM_MspPostInit+0xf4>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d11e      	bne.n	8007f28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007eea:	4b35      	ldr	r3, [pc, #212]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007eee:	4a34      	ldr	r2, [pc, #208]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007ef0:	f043 0301 	orr.w	r3, r3, #1
 8007ef4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007ef6:	4b32      	ldr	r3, [pc, #200]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007efa:	f003 0301 	and.w	r3, r3, #1
 8007efe:	613b      	str	r3, [r7, #16]
 8007f00:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = MOTOR_CLOCK_L_Pin;
 8007f02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f08:	2302      	movs	r3, #2
 8007f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f10:	2300      	movs	r3, #0
 8007f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007f14:	2301      	movs	r3, #1
 8007f16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_CLOCK_L_GPIO_Port, &GPIO_InitStruct);
 8007f18:	f107 0314 	add.w	r3, r7, #20
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f22:	f002 fdd9 	bl	800aad8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8007f26:	e044      	b.n	8007fb2 <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM2)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f30:	d11d      	bne.n	8007f6e <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f32:	4b23      	ldr	r3, [pc, #140]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f36:	4a22      	ldr	r2, [pc, #136]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007f38:	f043 0301 	orr.w	r3, r3, #1
 8007f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f3e:	4b20      	ldr	r3, [pc, #128]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	60fb      	str	r3, [r7, #12]
 8007f48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_CLOCK_R_Pin;
 8007f4a:	2302      	movs	r3, #2
 8007f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f4e:	2302      	movs	r3, #2
 8007f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f52:	2300      	movs	r3, #0
 8007f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f56:	2300      	movs	r3, #0
 8007f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_CLOCK_R_GPIO_Port, &GPIO_InitStruct);
 8007f5e:	f107 0314 	add.w	r3, r7, #20
 8007f62:	4619      	mov	r1, r3
 8007f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f68:	f002 fdb6 	bl	800aad8 <HAL_GPIO_Init>
}
 8007f6c:	e021      	b.n	8007fb2 <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM15)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a14      	ldr	r2, [pc, #80]	; (8007fc4 <HAL_TIM_MspPostInit+0xfc>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d11c      	bne.n	8007fb2 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f78:	4b11      	ldr	r3, [pc, #68]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f7c:	4a10      	ldr	r2, [pc, #64]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007f7e:	f043 0301 	orr.w	r3, r3, #1
 8007f82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f84:	4b0e      	ldr	r3, [pc, #56]	; (8007fc0 <HAL_TIM_MspPostInit+0xf8>)
 8007f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f88:	f003 0301 	and.w	r3, r3, #1
 8007f8c:	60bb      	str	r3, [r7, #8]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPEAKER_Pin;
 8007f90:	2308      	movs	r3, #8
 8007f92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f94:	2302      	movs	r3, #2
 8007f96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8007fa0:	230e      	movs	r3, #14
 8007fa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPEAKER_GPIO_Port, &GPIO_InitStruct);
 8007fa4:	f107 0314 	add.w	r3, r7, #20
 8007fa8:	4619      	mov	r1, r3
 8007faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007fae:	f002 fd93 	bl	800aad8 <HAL_GPIO_Init>
}
 8007fb2:	bf00      	nop
 8007fb4:	3728      	adds	r7, #40	; 0x28
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	40012c00 	.word	0x40012c00
 8007fc0:	40021000 	.word	0x40021000
 8007fc4:	40014000 	.word	0x40014000

08007fc8 <input_parameter>:

#include "turning_parameter.h"
#include "maze_Turning.h"


void input_parameter(void){
 8007fc8:	b480      	push	{r7}
 8007fca:	af00      	add	r7, sp, #0

speed500_exploration.slalom_R.g_speed=500;
 8007fcc:	4b98      	ldr	r3, [pc, #608]	; (8008230 <input_parameter+0x268>)
 8007fce:	4a99      	ldr	r2, [pc, #612]	; (8008234 <input_parameter+0x26c>)
 8007fd0:	601a      	str	r2, [r3, #0]
speed500_exploration.slalom_R.t_speed=550;
 8007fd2:	4b97      	ldr	r3, [pc, #604]	; (8008230 <input_parameter+0x268>)
 8007fd4:	4a98      	ldr	r2, [pc, #608]	; (8008238 <input_parameter+0x270>)
 8007fd6:	60da      	str	r2, [r3, #12]
speed500_exploration.slalom_R.t_acc=10000;
 8007fd8:	4b95      	ldr	r3, [pc, #596]	; (8008230 <input_parameter+0x268>)
 8007fda:	4a98      	ldr	r2, [pc, #608]	; (800823c <input_parameter+0x274>)
 8007fdc:	611a      	str	r2, [r3, #16]
speed500_exploration.slalom_R.f_ofset=4;//55;
 8007fde:	4b94      	ldr	r3, [pc, #592]	; (8008230 <input_parameter+0x268>)
 8007fe0:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8007fe4:	605a      	str	r2, [r3, #4]
speed500_exploration.slalom_R.e_ofset=25;
 8007fe6:	4b92      	ldr	r3, [pc, #584]	; (8008230 <input_parameter+0x268>)
 8007fe8:	4a95      	ldr	r2, [pc, #596]	; (8008240 <input_parameter+0x278>)
 8007fea:	609a      	str	r2, [r3, #8]

speed500_exploration.slalom_L.g_speed=500;
 8007fec:	4b90      	ldr	r3, [pc, #576]	; (8008230 <input_parameter+0x268>)
 8007fee:	4a91      	ldr	r2, [pc, #580]	; (8008234 <input_parameter+0x26c>)
 8007ff0:	615a      	str	r2, [r3, #20]
speed500_exploration.slalom_L.t_speed=550;
 8007ff2:	4b8f      	ldr	r3, [pc, #572]	; (8008230 <input_parameter+0x268>)
 8007ff4:	4a90      	ldr	r2, [pc, #576]	; (8008238 <input_parameter+0x270>)
 8007ff6:	621a      	str	r2, [r3, #32]
speed500_exploration.slalom_L.t_acc=10000;
 8007ff8:	4b8d      	ldr	r3, [pc, #564]	; (8008230 <input_parameter+0x268>)
 8007ffa:	4a90      	ldr	r2, [pc, #576]	; (800823c <input_parameter+0x274>)
 8007ffc:	625a      	str	r2, [r3, #36]	; 0x24
speed500_exploration.slalom_L.f_ofset=1;//50;
 8007ffe:	4b8c      	ldr	r3, [pc, #560]	; (8008230 <input_parameter+0x268>)
 8008000:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008004:	619a      	str	r2, [r3, #24]
speed500_exploration.slalom_L.e_ofset=19;
 8008006:	4b8a      	ldr	r3, [pc, #552]	; (8008230 <input_parameter+0x268>)
 8008008:	4a8e      	ldr	r2, [pc, #568]	; (8008244 <input_parameter+0x27c>)
 800800a:	61da      	str	r2, [r3, #28]


speed500_exploration.turn90_R.g_speed=1200;
 800800c:	4b88      	ldr	r3, [pc, #544]	; (8008230 <input_parameter+0x268>)
 800800e:	4a8e      	ldr	r2, [pc, #568]	; (8008248 <input_parameter+0x280>)
 8008010:	629a      	str	r2, [r3, #40]	; 0x28
speed500_exploration.turn90_R.t_speed=650;
 8008012:	4b87      	ldr	r3, [pc, #540]	; (8008230 <input_parameter+0x268>)
 8008014:	4a8d      	ldr	r2, [pc, #564]	; (800824c <input_parameter+0x284>)
 8008016:	635a      	str	r2, [r3, #52]	; 0x34
speed500_exploration.turn90_R.t_acc=10000;
 8008018:	4b85      	ldr	r3, [pc, #532]	; (8008230 <input_parameter+0x268>)
 800801a:	4a88      	ldr	r2, [pc, #544]	; (800823c <input_parameter+0x274>)
 800801c:	639a      	str	r2, [r3, #56]	; 0x38
speed500_exploration.turn90_R.f_ofset=45;
 800801e:	4b84      	ldr	r3, [pc, #528]	; (8008230 <input_parameter+0x268>)
 8008020:	4a8b      	ldr	r2, [pc, #556]	; (8008250 <input_parameter+0x288>)
 8008022:	62da      	str	r2, [r3, #44]	; 0x2c
speed500_exploration.turn90_R.e_ofset=46;
 8008024:	4b82      	ldr	r3, [pc, #520]	; (8008230 <input_parameter+0x268>)
 8008026:	4a8b      	ldr	r2, [pc, #556]	; (8008254 <input_parameter+0x28c>)
 8008028:	631a      	str	r2, [r3, #48]	; 0x30

speed500_exploration.turn90_L.g_speed=1200;
 800802a:	4b81      	ldr	r3, [pc, #516]	; (8008230 <input_parameter+0x268>)
 800802c:	4a86      	ldr	r2, [pc, #536]	; (8008248 <input_parameter+0x280>)
 800802e:	63da      	str	r2, [r3, #60]	; 0x3c
speed500_exploration.turn90_L.t_speed=650;
 8008030:	4b7f      	ldr	r3, [pc, #508]	; (8008230 <input_parameter+0x268>)
 8008032:	4a86      	ldr	r2, [pc, #536]	; (800824c <input_parameter+0x284>)
 8008034:	649a      	str	r2, [r3, #72]	; 0x48
speed500_exploration.turn90_L.t_acc=10000;
 8008036:	4b7e      	ldr	r3, [pc, #504]	; (8008230 <input_parameter+0x268>)
 8008038:	4a80      	ldr	r2, [pc, #512]	; (800823c <input_parameter+0x274>)
 800803a:	64da      	str	r2, [r3, #76]	; 0x4c
speed500_exploration.turn90_L.f_ofset=50;
 800803c:	4b7c      	ldr	r3, [pc, #496]	; (8008230 <input_parameter+0x268>)
 800803e:	4a86      	ldr	r2, [pc, #536]	; (8008258 <input_parameter+0x290>)
 8008040:	641a      	str	r2, [r3, #64]	; 0x40
speed500_exploration.turn90_L.e_ofset=47;
 8008042:	4b7b      	ldr	r3, [pc, #492]	; (8008230 <input_parameter+0x268>)
 8008044:	4a85      	ldr	r2, [pc, #532]	; (800825c <input_parameter+0x294>)
 8008046:	645a      	str	r2, [r3, #68]	; 0x44

speed500_exploration.turn180_R.g_speed=1200;
 8008048:	4b79      	ldr	r3, [pc, #484]	; (8008230 <input_parameter+0x268>)
 800804a:	4a7f      	ldr	r2, [pc, #508]	; (8008248 <input_parameter+0x280>)
 800804c:	651a      	str	r2, [r3, #80]	; 0x50
speed500_exploration.turn180_R.t_speed=800;
 800804e:	4b78      	ldr	r3, [pc, #480]	; (8008230 <input_parameter+0x268>)
 8008050:	4a83      	ldr	r2, [pc, #524]	; (8008260 <input_parameter+0x298>)
 8008052:	65da      	str	r2, [r3, #92]	; 0x5c
speed500_exploration.turn180_R.t_acc=8000;
 8008054:	4b76      	ldr	r3, [pc, #472]	; (8008230 <input_parameter+0x268>)
 8008056:	4a83      	ldr	r2, [pc, #524]	; (8008264 <input_parameter+0x29c>)
 8008058:	661a      	str	r2, [r3, #96]	; 0x60
speed500_exploration.turn180_R.f_ofset=20;
 800805a:	4b75      	ldr	r3, [pc, #468]	; (8008230 <input_parameter+0x268>)
 800805c:	4a82      	ldr	r2, [pc, #520]	; (8008268 <input_parameter+0x2a0>)
 800805e:	655a      	str	r2, [r3, #84]	; 0x54
speed500_exploration.turn180_R.e_ofset=30;
 8008060:	4b73      	ldr	r3, [pc, #460]	; (8008230 <input_parameter+0x268>)
 8008062:	4a82      	ldr	r2, [pc, #520]	; (800826c <input_parameter+0x2a4>)
 8008064:	659a      	str	r2, [r3, #88]	; 0x58

speed500_exploration.turn180_L.g_speed=1200;
 8008066:	4b72      	ldr	r3, [pc, #456]	; (8008230 <input_parameter+0x268>)
 8008068:	4a77      	ldr	r2, [pc, #476]	; (8008248 <input_parameter+0x280>)
 800806a:	665a      	str	r2, [r3, #100]	; 0x64
speed500_exploration.turn180_L.t_speed=780;
 800806c:	4b70      	ldr	r3, [pc, #448]	; (8008230 <input_parameter+0x268>)
 800806e:	4a80      	ldr	r2, [pc, #512]	; (8008270 <input_parameter+0x2a8>)
 8008070:	671a      	str	r2, [r3, #112]	; 0x70
speed500_exploration.turn180_L.t_acc=8000;
 8008072:	4b6f      	ldr	r3, [pc, #444]	; (8008230 <input_parameter+0x268>)
 8008074:	4a7b      	ldr	r2, [pc, #492]	; (8008264 <input_parameter+0x29c>)
 8008076:	675a      	str	r2, [r3, #116]	; 0x74
speed500_exploration.turn180_L.f_ofset=20;
 8008078:	4b6d      	ldr	r3, [pc, #436]	; (8008230 <input_parameter+0x268>)
 800807a:	4a7b      	ldr	r2, [pc, #492]	; (8008268 <input_parameter+0x2a0>)
 800807c:	669a      	str	r2, [r3, #104]	; 0x68
speed500_exploration.turn180_L.e_ofset=40;
 800807e:	4b6c      	ldr	r3, [pc, #432]	; (8008230 <input_parameter+0x268>)
 8008080:	4a7c      	ldr	r2, [pc, #496]	; (8008274 <input_parameter+0x2ac>)
 8008082:	66da      	str	r2, [r3, #108]	; 0x6c

speed500_exploration.turn45in_R.g_speed=1200;
 8008084:	4b6a      	ldr	r3, [pc, #424]	; (8008230 <input_parameter+0x268>)
 8008086:	4a70      	ldr	r2, [pc, #448]	; (8008248 <input_parameter+0x280>)
 8008088:	679a      	str	r2, [r3, #120]	; 0x78
speed500_exploration.turn45in_R.t_speed=900;
 800808a:	4b69      	ldr	r3, [pc, #420]	; (8008230 <input_parameter+0x268>)
 800808c:	4a7a      	ldr	r2, [pc, #488]	; (8008278 <input_parameter+0x2b0>)
 800808e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
speed500_exploration.turn45in_R.t_acc=13000;
 8008092:	4b67      	ldr	r3, [pc, #412]	; (8008230 <input_parameter+0x268>)
 8008094:	4a79      	ldr	r2, [pc, #484]	; (800827c <input_parameter+0x2b4>)
 8008096:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
speed500_exploration.turn45in_R.f_ofset=25;
 800809a:	4b65      	ldr	r3, [pc, #404]	; (8008230 <input_parameter+0x268>)
 800809c:	4a68      	ldr	r2, [pc, #416]	; (8008240 <input_parameter+0x278>)
 800809e:	67da      	str	r2, [r3, #124]	; 0x7c
speed500_exploration.turn45in_R.e_ofset=60;
 80080a0:	4b63      	ldr	r3, [pc, #396]	; (8008230 <input_parameter+0x268>)
 80080a2:	4a77      	ldr	r2, [pc, #476]	; (8008280 <input_parameter+0x2b8>)
 80080a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

speed500_exploration.turn45in_L.g_speed=1200;
 80080a8:	4b61      	ldr	r3, [pc, #388]	; (8008230 <input_parameter+0x268>)
 80080aa:	4a67      	ldr	r2, [pc, #412]	; (8008248 <input_parameter+0x280>)
 80080ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
speed500_exploration.turn45in_L.t_speed=900;
 80080b0:	4b5f      	ldr	r3, [pc, #380]	; (8008230 <input_parameter+0x268>)
 80080b2:	4a71      	ldr	r2, [pc, #452]	; (8008278 <input_parameter+0x2b0>)
 80080b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
speed500_exploration.turn45in_L.t_acc=13000;
 80080b8:	4b5d      	ldr	r3, [pc, #372]	; (8008230 <input_parameter+0x268>)
 80080ba:	4a70      	ldr	r2, [pc, #448]	; (800827c <input_parameter+0x2b4>)
 80080bc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
speed500_exploration.turn45in_L.f_ofset=32;
 80080c0:	4b5b      	ldr	r3, [pc, #364]	; (8008230 <input_parameter+0x268>)
 80080c2:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
 80080c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
speed500_exploration.turn45in_L.e_ofset=60;
 80080ca:	4b59      	ldr	r3, [pc, #356]	; (8008230 <input_parameter+0x268>)
 80080cc:	4a6c      	ldr	r2, [pc, #432]	; (8008280 <input_parameter+0x2b8>)
 80080ce:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

speed500_exploration.turn135in_R.g_speed=1200;
 80080d2:	4b57      	ldr	r3, [pc, #348]	; (8008230 <input_parameter+0x268>)
 80080d4:	4a5c      	ldr	r2, [pc, #368]	; (8008248 <input_parameter+0x280>)
 80080d6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
speed500_exploration.turn135in_R.t_speed=900;
 80080da:	4b55      	ldr	r3, [pc, #340]	; (8008230 <input_parameter+0x268>)
 80080dc:	4a66      	ldr	r2, [pc, #408]	; (8008278 <input_parameter+0x2b0>)
 80080de:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
speed500_exploration.turn135in_R.t_acc=12000;
 80080e2:	4b53      	ldr	r3, [pc, #332]	; (8008230 <input_parameter+0x268>)
 80080e4:	4a67      	ldr	r2, [pc, #412]	; (8008284 <input_parameter+0x2bc>)
 80080e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
speed500_exploration.turn135in_R.f_ofset=53;
 80080ea:	4b51      	ldr	r3, [pc, #324]	; (8008230 <input_parameter+0x268>)
 80080ec:	4a66      	ldr	r2, [pc, #408]	; (8008288 <input_parameter+0x2c0>)
 80080ee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
speed500_exploration.turn135in_R.e_ofset=47;
 80080f2:	4b4f      	ldr	r3, [pc, #316]	; (8008230 <input_parameter+0x268>)
 80080f4:	4a59      	ldr	r2, [pc, #356]	; (800825c <input_parameter+0x294>)
 80080f6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

speed500_exploration.turn135in_L.g_speed=1200;
 80080fa:	4b4d      	ldr	r3, [pc, #308]	; (8008230 <input_parameter+0x268>)
 80080fc:	4a52      	ldr	r2, [pc, #328]	; (8008248 <input_parameter+0x280>)
 80080fe:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
speed500_exploration.turn135in_L.t_speed=900;
 8008102:	4b4b      	ldr	r3, [pc, #300]	; (8008230 <input_parameter+0x268>)
 8008104:	4a5c      	ldr	r2, [pc, #368]	; (8008278 <input_parameter+0x2b0>)
 8008106:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
speed500_exploration.turn135in_L.t_acc=12000;
 800810a:	4b49      	ldr	r3, [pc, #292]	; (8008230 <input_parameter+0x268>)
 800810c:	4a5d      	ldr	r2, [pc, #372]	; (8008284 <input_parameter+0x2bc>)
 800810e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
speed500_exploration.turn135in_L.f_ofset=40;
 8008112:	4b47      	ldr	r3, [pc, #284]	; (8008230 <input_parameter+0x268>)
 8008114:	4a57      	ldr	r2, [pc, #348]	; (8008274 <input_parameter+0x2ac>)
 8008116:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
speed500_exploration.turn135in_L.e_ofset=55;
 800811a:	4b45      	ldr	r3, [pc, #276]	; (8008230 <input_parameter+0x268>)
 800811c:	4a5b      	ldr	r2, [pc, #364]	; (800828c <input_parameter+0x2c4>)
 800811e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

speed500_exploration.turn45out_R.g_speed=1200;
 8008122:	4b43      	ldr	r3, [pc, #268]	; (8008230 <input_parameter+0x268>)
 8008124:	4a48      	ldr	r2, [pc, #288]	; (8008248 <input_parameter+0x280>)
 8008126:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
speed500_exploration.turn45out_R.t_speed=900;
 800812a:	4b41      	ldr	r3, [pc, #260]	; (8008230 <input_parameter+0x268>)
 800812c:	4a52      	ldr	r2, [pc, #328]	; (8008278 <input_parameter+0x2b0>)
 800812e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
speed500_exploration.turn45out_R.t_acc=10000;
 8008132:	4b3f      	ldr	r3, [pc, #252]	; (8008230 <input_parameter+0x268>)
 8008134:	4a41      	ldr	r2, [pc, #260]	; (800823c <input_parameter+0x274>)
 8008136:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
speed500_exploration.turn45out_R.f_ofset=45;
 800813a:	4b3d      	ldr	r3, [pc, #244]	; (8008230 <input_parameter+0x268>)
 800813c:	4a44      	ldr	r2, [pc, #272]	; (8008250 <input_parameter+0x288>)
 800813e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
speed500_exploration.turn45out_R.e_ofset=10;
 8008142:	4b3b      	ldr	r3, [pc, #236]	; (8008230 <input_parameter+0x268>)
 8008144:	4a52      	ldr	r2, [pc, #328]	; (8008290 <input_parameter+0x2c8>)
 8008146:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

speed500_exploration.turn45out_L.g_speed=1200;
 800814a:	4b39      	ldr	r3, [pc, #228]	; (8008230 <input_parameter+0x268>)
 800814c:	4a3e      	ldr	r2, [pc, #248]	; (8008248 <input_parameter+0x280>)
 800814e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
speed500_exploration.turn45out_L.t_speed=900;
 8008152:	4b37      	ldr	r3, [pc, #220]	; (8008230 <input_parameter+0x268>)
 8008154:	4a48      	ldr	r2, [pc, #288]	; (8008278 <input_parameter+0x2b0>)
 8008156:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
speed500_exploration.turn45out_L.t_acc=10000;
 800815a:	4b35      	ldr	r3, [pc, #212]	; (8008230 <input_parameter+0x268>)
 800815c:	4a37      	ldr	r2, [pc, #220]	; (800823c <input_parameter+0x274>)
 800815e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
speed500_exploration.turn45out_L.f_ofset=40;
 8008162:	4b33      	ldr	r3, [pc, #204]	; (8008230 <input_parameter+0x268>)
 8008164:	4a43      	ldr	r2, [pc, #268]	; (8008274 <input_parameter+0x2ac>)
 8008166:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
speed500_exploration.turn45out_L.e_ofset=10;
 800816a:	4b31      	ldr	r3, [pc, #196]	; (8008230 <input_parameter+0x268>)
 800816c:	4a48      	ldr	r2, [pc, #288]	; (8008290 <input_parameter+0x2c8>)
 800816e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

speed500_exploration.turn135out_R.g_speed=1200;
 8008172:	4b2f      	ldr	r3, [pc, #188]	; (8008230 <input_parameter+0x268>)
 8008174:	4a34      	ldr	r2, [pc, #208]	; (8008248 <input_parameter+0x280>)
 8008176:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
speed500_exploration.turn135out_R.t_speed=1000;
 800817a:	4b2d      	ldr	r3, [pc, #180]	; (8008230 <input_parameter+0x268>)
 800817c:	4a45      	ldr	r2, [pc, #276]	; (8008294 <input_parameter+0x2cc>)
 800817e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
speed500_exploration.turn135out_R.t_acc=12000;
 8008182:	4b2b      	ldr	r3, [pc, #172]	; (8008230 <input_parameter+0x268>)
 8008184:	4a3f      	ldr	r2, [pc, #252]	; (8008284 <input_parameter+0x2bc>)
 8008186:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
speed500_exploration.turn135out_R.f_ofset=25;
 800818a:	4b29      	ldr	r3, [pc, #164]	; (8008230 <input_parameter+0x268>)
 800818c:	4a2c      	ldr	r2, [pc, #176]	; (8008240 <input_parameter+0x278>)
 800818e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
speed500_exploration.turn135out_R.e_ofset=90;
 8008192:	4b27      	ldr	r3, [pc, #156]	; (8008230 <input_parameter+0x268>)
 8008194:	4a40      	ldr	r2, [pc, #256]	; (8008298 <input_parameter+0x2d0>)
 8008196:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

speed500_exploration.turn135out_L.g_speed=1200;
 800819a:	4b25      	ldr	r3, [pc, #148]	; (8008230 <input_parameter+0x268>)
 800819c:	4a2a      	ldr	r2, [pc, #168]	; (8008248 <input_parameter+0x280>)
 800819e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
speed500_exploration.turn135out_L.t_speed=1000;
 80081a2:	4b23      	ldr	r3, [pc, #140]	; (8008230 <input_parameter+0x268>)
 80081a4:	4a3b      	ldr	r2, [pc, #236]	; (8008294 <input_parameter+0x2cc>)
 80081a6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
speed500_exploration.turn135out_L.t_acc=12000;
 80081aa:	4b21      	ldr	r3, [pc, #132]	; (8008230 <input_parameter+0x268>)
 80081ac:	4a35      	ldr	r2, [pc, #212]	; (8008284 <input_parameter+0x2bc>)
 80081ae:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
speed500_exploration.turn135out_L.f_ofset=40;
 80081b2:	4b1f      	ldr	r3, [pc, #124]	; (8008230 <input_parameter+0x268>)
 80081b4:	4a2f      	ldr	r2, [pc, #188]	; (8008274 <input_parameter+0x2ac>)
 80081b6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
speed500_exploration.turn135out_L.e_ofset=95;
 80081ba:	4b1d      	ldr	r3, [pc, #116]	; (8008230 <input_parameter+0x268>)
 80081bc:	4a37      	ldr	r2, [pc, #220]	; (800829c <input_parameter+0x2d4>)
 80081be:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

speed500_exploration.V90_R.g_speed=1200;
 80081c2:	4b1b      	ldr	r3, [pc, #108]	; (8008230 <input_parameter+0x268>)
 80081c4:	4a20      	ldr	r2, [pc, #128]	; (8008248 <input_parameter+0x280>)
 80081c6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
speed500_exploration.V90_R.t_speed=1650;
 80081ca:	4b19      	ldr	r3, [pc, #100]	; (8008230 <input_parameter+0x268>)
 80081cc:	4a34      	ldr	r2, [pc, #208]	; (80082a0 <input_parameter+0x2d8>)
 80081ce:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
speed500_exploration.V90_R.t_acc=24500;
 80081d2:	4b17      	ldr	r3, [pc, #92]	; (8008230 <input_parameter+0x268>)
 80081d4:	4a33      	ldr	r2, [pc, #204]	; (80082a4 <input_parameter+0x2dc>)
 80081d6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
speed500_exploration.V90_R.f_ofset=50;
 80081da:	4b15      	ldr	r3, [pc, #84]	; (8008230 <input_parameter+0x268>)
 80081dc:	4a1e      	ldr	r2, [pc, #120]	; (8008258 <input_parameter+0x290>)
 80081de:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
speed500_exploration.V90_R.e_ofset=65;
 80081e2:	4b13      	ldr	r3, [pc, #76]	; (8008230 <input_parameter+0x268>)
 80081e4:	4a30      	ldr	r2, [pc, #192]	; (80082a8 <input_parameter+0x2e0>)
 80081e6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

speed500_exploration.V90_L.g_speed=1200;
 80081ea:	4b11      	ldr	r3, [pc, #68]	; (8008230 <input_parameter+0x268>)
 80081ec:	4a16      	ldr	r2, [pc, #88]	; (8008248 <input_parameter+0x280>)
 80081ee:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
speed500_exploration.V90_L.t_speed=1550;
 80081f2:	4b0f      	ldr	r3, [pc, #60]	; (8008230 <input_parameter+0x268>)
 80081f4:	4a2d      	ldr	r2, [pc, #180]	; (80082ac <input_parameter+0x2e4>)
 80081f6:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
speed500_exploration.V90_L.t_acc=22000;
 80081fa:	4b0d      	ldr	r3, [pc, #52]	; (8008230 <input_parameter+0x268>)
 80081fc:	4a2c      	ldr	r2, [pc, #176]	; (80082b0 <input_parameter+0x2e8>)
 80081fe:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
speed500_exploration.V90_L.f_ofset=28;
 8008202:	4b0b      	ldr	r3, [pc, #44]	; (8008230 <input_parameter+0x268>)
 8008204:	4a2b      	ldr	r2, [pc, #172]	; (80082b4 <input_parameter+0x2ec>)
 8008206:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
speed500_exploration.V90_L.e_ofset=55;
 800820a:	4b09      	ldr	r3, [pc, #36]	; (8008230 <input_parameter+0x268>)
 800820c:	4a1f      	ldr	r2, [pc, #124]	; (800828c <input_parameter+0x2c4>)
 800820e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134



//*********************************600********************************************

speed600_shortest.slalom_R.g_speed=1200;
 8008212:	4b29      	ldr	r3, [pc, #164]	; (80082b8 <input_parameter+0x2f0>)
 8008214:	4a0c      	ldr	r2, [pc, #48]	; (8008248 <input_parameter+0x280>)
 8008216:	601a      	str	r2, [r3, #0]
speed600_shortest.slalom_R.t_speed=650;
 8008218:	4b27      	ldr	r3, [pc, #156]	; (80082b8 <input_parameter+0x2f0>)
 800821a:	4a0c      	ldr	r2, [pc, #48]	; (800824c <input_parameter+0x284>)
 800821c:	60da      	str	r2, [r3, #12]
speed600_shortest.slalom_R.t_acc=15000;
 800821e:	4b26      	ldr	r3, [pc, #152]	; (80082b8 <input_parameter+0x2f0>)
 8008220:	4a26      	ldr	r2, [pc, #152]	; (80082bc <input_parameter+0x2f4>)
 8008222:	611a      	str	r2, [r3, #16]
speed600_shortest.slalom_R.f_ofset=47;
 8008224:	4b24      	ldr	r3, [pc, #144]	; (80082b8 <input_parameter+0x2f0>)
 8008226:	4a0d      	ldr	r2, [pc, #52]	; (800825c <input_parameter+0x294>)
 8008228:	605a      	str	r2, [r3, #4]
speed600_shortest.slalom_R.e_ofset=40;
 800822a:	4b23      	ldr	r3, [pc, #140]	; (80082b8 <input_parameter+0x2f0>)
 800822c:	e048      	b.n	80082c0 <input_parameter+0x2f8>
 800822e:	bf00      	nop
 8008230:	20000a50 	.word	0x20000a50
 8008234:	43fa0000 	.word	0x43fa0000
 8008238:	44098000 	.word	0x44098000
 800823c:	461c4000 	.word	0x461c4000
 8008240:	41c80000 	.word	0x41c80000
 8008244:	41980000 	.word	0x41980000
 8008248:	44960000 	.word	0x44960000
 800824c:	44228000 	.word	0x44228000
 8008250:	42340000 	.word	0x42340000
 8008254:	42380000 	.word	0x42380000
 8008258:	42480000 	.word	0x42480000
 800825c:	423c0000 	.word	0x423c0000
 8008260:	44480000 	.word	0x44480000
 8008264:	45fa0000 	.word	0x45fa0000
 8008268:	41a00000 	.word	0x41a00000
 800826c:	41f00000 	.word	0x41f00000
 8008270:	44430000 	.word	0x44430000
 8008274:	42200000 	.word	0x42200000
 8008278:	44610000 	.word	0x44610000
 800827c:	464b2000 	.word	0x464b2000
 8008280:	42700000 	.word	0x42700000
 8008284:	463b8000 	.word	0x463b8000
 8008288:	42540000 	.word	0x42540000
 800828c:	425c0000 	.word	0x425c0000
 8008290:	41200000 	.word	0x41200000
 8008294:	447a0000 	.word	0x447a0000
 8008298:	42b40000 	.word	0x42b40000
 800829c:	42be0000 	.word	0x42be0000
 80082a0:	44ce4000 	.word	0x44ce4000
 80082a4:	46bf6800 	.word	0x46bf6800
 80082a8:	42820000 	.word	0x42820000
 80082ac:	44c1c000 	.word	0x44c1c000
 80082b0:	46abe000 	.word	0x46abe000
 80082b4:	41e00000 	.word	0x41e00000
 80082b8:	20000b90 	.word	0x20000b90
 80082bc:	466a6000 	.word	0x466a6000
 80082c0:	4a98      	ldr	r2, [pc, #608]	; (8008524 <input_parameter+0x55c>)
 80082c2:	609a      	str	r2, [r3, #8]

speed600_shortest.slalom_L.g_speed=1200;
 80082c4:	4b98      	ldr	r3, [pc, #608]	; (8008528 <input_parameter+0x560>)
 80082c6:	4a99      	ldr	r2, [pc, #612]	; (800852c <input_parameter+0x564>)
 80082c8:	615a      	str	r2, [r3, #20]
speed600_shortest.slalom_L.t_speed=650;
 80082ca:	4b97      	ldr	r3, [pc, #604]	; (8008528 <input_parameter+0x560>)
 80082cc:	4a98      	ldr	r2, [pc, #608]	; (8008530 <input_parameter+0x568>)
 80082ce:	621a      	str	r2, [r3, #32]
speed600_shortest.slalom_L.t_acc=15000;
 80082d0:	4b95      	ldr	r3, [pc, #596]	; (8008528 <input_parameter+0x560>)
 80082d2:	4a98      	ldr	r2, [pc, #608]	; (8008534 <input_parameter+0x56c>)
 80082d4:	625a      	str	r2, [r3, #36]	; 0x24
speed600_shortest.slalom_L.f_ofset=53;
 80082d6:	4b94      	ldr	r3, [pc, #592]	; (8008528 <input_parameter+0x560>)
 80082d8:	4a97      	ldr	r2, [pc, #604]	; (8008538 <input_parameter+0x570>)
 80082da:	619a      	str	r2, [r3, #24]
speed600_shortest.slalom_L.e_ofset=44;
 80082dc:	4b92      	ldr	r3, [pc, #584]	; (8008528 <input_parameter+0x560>)
 80082de:	4a97      	ldr	r2, [pc, #604]	; (800853c <input_parameter+0x574>)
 80082e0:	61da      	str	r2, [r3, #28]

speed600_shortest.turn90_R.g_speed=1200;
 80082e2:	4b91      	ldr	r3, [pc, #580]	; (8008528 <input_parameter+0x560>)
 80082e4:	4a91      	ldr	r2, [pc, #580]	; (800852c <input_parameter+0x564>)
 80082e6:	629a      	str	r2, [r3, #40]	; 0x28
speed600_shortest.turn90_R.t_speed=650;
 80082e8:	4b8f      	ldr	r3, [pc, #572]	; (8008528 <input_parameter+0x560>)
 80082ea:	4a91      	ldr	r2, [pc, #580]	; (8008530 <input_parameter+0x568>)
 80082ec:	635a      	str	r2, [r3, #52]	; 0x34
speed600_shortest.turn90_R.t_acc=10000;
 80082ee:	4b8e      	ldr	r3, [pc, #568]	; (8008528 <input_parameter+0x560>)
 80082f0:	4a93      	ldr	r2, [pc, #588]	; (8008540 <input_parameter+0x578>)
 80082f2:	639a      	str	r2, [r3, #56]	; 0x38
speed600_shortest.turn90_R.f_ofset=45;
 80082f4:	4b8c      	ldr	r3, [pc, #560]	; (8008528 <input_parameter+0x560>)
 80082f6:	4a93      	ldr	r2, [pc, #588]	; (8008544 <input_parameter+0x57c>)
 80082f8:	62da      	str	r2, [r3, #44]	; 0x2c
speed600_shortest.turn90_R.e_ofset=46;
 80082fa:	4b8b      	ldr	r3, [pc, #556]	; (8008528 <input_parameter+0x560>)
 80082fc:	4a92      	ldr	r2, [pc, #584]	; (8008548 <input_parameter+0x580>)
 80082fe:	631a      	str	r2, [r3, #48]	; 0x30

speed600_shortest.turn90_L.g_speed=1200;
 8008300:	4b89      	ldr	r3, [pc, #548]	; (8008528 <input_parameter+0x560>)
 8008302:	4a8a      	ldr	r2, [pc, #552]	; (800852c <input_parameter+0x564>)
 8008304:	63da      	str	r2, [r3, #60]	; 0x3c
speed600_shortest.turn90_L.t_speed=650;
 8008306:	4b88      	ldr	r3, [pc, #544]	; (8008528 <input_parameter+0x560>)
 8008308:	4a89      	ldr	r2, [pc, #548]	; (8008530 <input_parameter+0x568>)
 800830a:	649a      	str	r2, [r3, #72]	; 0x48
speed600_shortest.turn90_L.t_acc=10000;
 800830c:	4b86      	ldr	r3, [pc, #536]	; (8008528 <input_parameter+0x560>)
 800830e:	4a8c      	ldr	r2, [pc, #560]	; (8008540 <input_parameter+0x578>)
 8008310:	64da      	str	r2, [r3, #76]	; 0x4c
speed600_shortest.turn90_L.f_ofset=50;
 8008312:	4b85      	ldr	r3, [pc, #532]	; (8008528 <input_parameter+0x560>)
 8008314:	4a8d      	ldr	r2, [pc, #564]	; (800854c <input_parameter+0x584>)
 8008316:	641a      	str	r2, [r3, #64]	; 0x40
speed600_shortest.turn90_L.e_ofset=47;
 8008318:	4b83      	ldr	r3, [pc, #524]	; (8008528 <input_parameter+0x560>)
 800831a:	4a8d      	ldr	r2, [pc, #564]	; (8008550 <input_parameter+0x588>)
 800831c:	645a      	str	r2, [r3, #68]	; 0x44

speed600_shortest.turn180_R.g_speed=1200;
 800831e:	4b82      	ldr	r3, [pc, #520]	; (8008528 <input_parameter+0x560>)
 8008320:	4a82      	ldr	r2, [pc, #520]	; (800852c <input_parameter+0x564>)
 8008322:	651a      	str	r2, [r3, #80]	; 0x50
speed600_shortest.turn180_R.t_speed=800;
 8008324:	4b80      	ldr	r3, [pc, #512]	; (8008528 <input_parameter+0x560>)
 8008326:	4a8b      	ldr	r2, [pc, #556]	; (8008554 <input_parameter+0x58c>)
 8008328:	65da      	str	r2, [r3, #92]	; 0x5c
speed600_shortest.turn180_R.t_acc=8000;
 800832a:	4b7f      	ldr	r3, [pc, #508]	; (8008528 <input_parameter+0x560>)
 800832c:	4a8a      	ldr	r2, [pc, #552]	; (8008558 <input_parameter+0x590>)
 800832e:	661a      	str	r2, [r3, #96]	; 0x60
speed600_shortest.turn180_R.f_ofset=20;
 8008330:	4b7d      	ldr	r3, [pc, #500]	; (8008528 <input_parameter+0x560>)
 8008332:	4a8a      	ldr	r2, [pc, #552]	; (800855c <input_parameter+0x594>)
 8008334:	655a      	str	r2, [r3, #84]	; 0x54
speed600_shortest.turn180_R.e_ofset=30;
 8008336:	4b7c      	ldr	r3, [pc, #496]	; (8008528 <input_parameter+0x560>)
 8008338:	4a89      	ldr	r2, [pc, #548]	; (8008560 <input_parameter+0x598>)
 800833a:	659a      	str	r2, [r3, #88]	; 0x58

speed600_shortest.turn180_L.g_speed=1200;
 800833c:	4b7a      	ldr	r3, [pc, #488]	; (8008528 <input_parameter+0x560>)
 800833e:	4a7b      	ldr	r2, [pc, #492]	; (800852c <input_parameter+0x564>)
 8008340:	665a      	str	r2, [r3, #100]	; 0x64
speed600_shortest.turn180_L.t_speed=780;
 8008342:	4b79      	ldr	r3, [pc, #484]	; (8008528 <input_parameter+0x560>)
 8008344:	4a87      	ldr	r2, [pc, #540]	; (8008564 <input_parameter+0x59c>)
 8008346:	671a      	str	r2, [r3, #112]	; 0x70
speed600_shortest.turn180_L.t_acc=8000;
 8008348:	4b77      	ldr	r3, [pc, #476]	; (8008528 <input_parameter+0x560>)
 800834a:	4a83      	ldr	r2, [pc, #524]	; (8008558 <input_parameter+0x590>)
 800834c:	675a      	str	r2, [r3, #116]	; 0x74
speed600_shortest.turn180_L.f_ofset=20;
 800834e:	4b76      	ldr	r3, [pc, #472]	; (8008528 <input_parameter+0x560>)
 8008350:	4a82      	ldr	r2, [pc, #520]	; (800855c <input_parameter+0x594>)
 8008352:	669a      	str	r2, [r3, #104]	; 0x68
speed600_shortest.turn180_L.e_ofset=40;
 8008354:	4b74      	ldr	r3, [pc, #464]	; (8008528 <input_parameter+0x560>)
 8008356:	4a73      	ldr	r2, [pc, #460]	; (8008524 <input_parameter+0x55c>)
 8008358:	66da      	str	r2, [r3, #108]	; 0x6c

speed600_shortest.turn45in_R.g_speed=1200;
 800835a:	4b73      	ldr	r3, [pc, #460]	; (8008528 <input_parameter+0x560>)
 800835c:	4a73      	ldr	r2, [pc, #460]	; (800852c <input_parameter+0x564>)
 800835e:	679a      	str	r2, [r3, #120]	; 0x78
speed600_shortest.turn45in_R.t_speed=900;
 8008360:	4b71      	ldr	r3, [pc, #452]	; (8008528 <input_parameter+0x560>)
 8008362:	4a81      	ldr	r2, [pc, #516]	; (8008568 <input_parameter+0x5a0>)
 8008364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
speed600_shortest.turn45in_R.t_acc=13000;
 8008368:	4b6f      	ldr	r3, [pc, #444]	; (8008528 <input_parameter+0x560>)
 800836a:	4a80      	ldr	r2, [pc, #512]	; (800856c <input_parameter+0x5a4>)
 800836c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
speed600_shortest.turn45in_R.f_ofset=25;
 8008370:	4b6d      	ldr	r3, [pc, #436]	; (8008528 <input_parameter+0x560>)
 8008372:	4a7f      	ldr	r2, [pc, #508]	; (8008570 <input_parameter+0x5a8>)
 8008374:	67da      	str	r2, [r3, #124]	; 0x7c
speed600_shortest.turn45in_R.e_ofset=60;
 8008376:	4b6c      	ldr	r3, [pc, #432]	; (8008528 <input_parameter+0x560>)
 8008378:	4a7e      	ldr	r2, [pc, #504]	; (8008574 <input_parameter+0x5ac>)
 800837a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

speed600_shortest.turn45in_L.g_speed=1200;
 800837e:	4b6a      	ldr	r3, [pc, #424]	; (8008528 <input_parameter+0x560>)
 8008380:	4a6a      	ldr	r2, [pc, #424]	; (800852c <input_parameter+0x564>)
 8008382:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
speed600_shortest.turn45in_L.t_speed=900;
 8008386:	4b68      	ldr	r3, [pc, #416]	; (8008528 <input_parameter+0x560>)
 8008388:	4a77      	ldr	r2, [pc, #476]	; (8008568 <input_parameter+0x5a0>)
 800838a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
speed600_shortest.turn45in_L.t_acc=13000;
 800838e:	4b66      	ldr	r3, [pc, #408]	; (8008528 <input_parameter+0x560>)
 8008390:	4a76      	ldr	r2, [pc, #472]	; (800856c <input_parameter+0x5a4>)
 8008392:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
speed600_shortest.turn45in_L.f_ofset=32;
 8008396:	4b64      	ldr	r3, [pc, #400]	; (8008528 <input_parameter+0x560>)
 8008398:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
 800839c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
speed600_shortest.turn45in_L.e_ofset=60;
 80083a0:	4b61      	ldr	r3, [pc, #388]	; (8008528 <input_parameter+0x560>)
 80083a2:	4a74      	ldr	r2, [pc, #464]	; (8008574 <input_parameter+0x5ac>)
 80083a4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

speed600_shortest.turn135in_R.g_speed=1200;
 80083a8:	4b5f      	ldr	r3, [pc, #380]	; (8008528 <input_parameter+0x560>)
 80083aa:	4a60      	ldr	r2, [pc, #384]	; (800852c <input_parameter+0x564>)
 80083ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
speed600_shortest.turn135in_R.t_speed=900;
 80083b0:	4b5d      	ldr	r3, [pc, #372]	; (8008528 <input_parameter+0x560>)
 80083b2:	4a6d      	ldr	r2, [pc, #436]	; (8008568 <input_parameter+0x5a0>)
 80083b4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
speed600_shortest.turn135in_R.t_acc=12000;
 80083b8:	4b5b      	ldr	r3, [pc, #364]	; (8008528 <input_parameter+0x560>)
 80083ba:	4a6f      	ldr	r2, [pc, #444]	; (8008578 <input_parameter+0x5b0>)
 80083bc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
speed600_shortest.turn135in_R.f_ofset=53;
 80083c0:	4b59      	ldr	r3, [pc, #356]	; (8008528 <input_parameter+0x560>)
 80083c2:	4a5d      	ldr	r2, [pc, #372]	; (8008538 <input_parameter+0x570>)
 80083c4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
speed600_shortest.turn135in_R.e_ofset=47;
 80083c8:	4b57      	ldr	r3, [pc, #348]	; (8008528 <input_parameter+0x560>)
 80083ca:	4a61      	ldr	r2, [pc, #388]	; (8008550 <input_parameter+0x588>)
 80083cc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

speed600_shortest.turn135in_L.g_speed=1200;
 80083d0:	4b55      	ldr	r3, [pc, #340]	; (8008528 <input_parameter+0x560>)
 80083d2:	4a56      	ldr	r2, [pc, #344]	; (800852c <input_parameter+0x564>)
 80083d4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
speed600_shortest.turn135in_L.t_speed=900;
 80083d8:	4b53      	ldr	r3, [pc, #332]	; (8008528 <input_parameter+0x560>)
 80083da:	4a63      	ldr	r2, [pc, #396]	; (8008568 <input_parameter+0x5a0>)
 80083dc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
speed600_shortest.turn135in_L.t_acc=12000;
 80083e0:	4b51      	ldr	r3, [pc, #324]	; (8008528 <input_parameter+0x560>)
 80083e2:	4a65      	ldr	r2, [pc, #404]	; (8008578 <input_parameter+0x5b0>)
 80083e4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
speed600_shortest.turn135in_L.f_ofset=40;
 80083e8:	4b4f      	ldr	r3, [pc, #316]	; (8008528 <input_parameter+0x560>)
 80083ea:	4a4e      	ldr	r2, [pc, #312]	; (8008524 <input_parameter+0x55c>)
 80083ec:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
speed600_shortest.turn135in_L.e_ofset=55;
 80083f0:	4b4d      	ldr	r3, [pc, #308]	; (8008528 <input_parameter+0x560>)
 80083f2:	4a62      	ldr	r2, [pc, #392]	; (800857c <input_parameter+0x5b4>)
 80083f4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

speed600_shortest.turn45out_R.g_speed=1200;
 80083f8:	4b4b      	ldr	r3, [pc, #300]	; (8008528 <input_parameter+0x560>)
 80083fa:	4a4c      	ldr	r2, [pc, #304]	; (800852c <input_parameter+0x564>)
 80083fc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
speed600_shortest.turn45out_R.t_speed=900;
 8008400:	4b49      	ldr	r3, [pc, #292]	; (8008528 <input_parameter+0x560>)
 8008402:	4a59      	ldr	r2, [pc, #356]	; (8008568 <input_parameter+0x5a0>)
 8008404:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
speed600_shortest.turn45out_R.t_acc=10000;
 8008408:	4b47      	ldr	r3, [pc, #284]	; (8008528 <input_parameter+0x560>)
 800840a:	4a4d      	ldr	r2, [pc, #308]	; (8008540 <input_parameter+0x578>)
 800840c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
speed600_shortest.turn45out_R.f_ofset=45;
 8008410:	4b45      	ldr	r3, [pc, #276]	; (8008528 <input_parameter+0x560>)
 8008412:	4a4c      	ldr	r2, [pc, #304]	; (8008544 <input_parameter+0x57c>)
 8008414:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
speed600_shortest.turn45out_R.e_ofset=10;
 8008418:	4b43      	ldr	r3, [pc, #268]	; (8008528 <input_parameter+0x560>)
 800841a:	4a59      	ldr	r2, [pc, #356]	; (8008580 <input_parameter+0x5b8>)
 800841c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

speed600_shortest.turn45out_L.g_speed=1200;
 8008420:	4b41      	ldr	r3, [pc, #260]	; (8008528 <input_parameter+0x560>)
 8008422:	4a42      	ldr	r2, [pc, #264]	; (800852c <input_parameter+0x564>)
 8008424:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
speed600_shortest.turn45out_L.t_speed=900;
 8008428:	4b3f      	ldr	r3, [pc, #252]	; (8008528 <input_parameter+0x560>)
 800842a:	4a4f      	ldr	r2, [pc, #316]	; (8008568 <input_parameter+0x5a0>)
 800842c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
speed600_shortest.turn45out_L.t_acc=10000;
 8008430:	4b3d      	ldr	r3, [pc, #244]	; (8008528 <input_parameter+0x560>)
 8008432:	4a43      	ldr	r2, [pc, #268]	; (8008540 <input_parameter+0x578>)
 8008434:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
speed600_shortest.turn45out_L.f_ofset=40;
 8008438:	4b3b      	ldr	r3, [pc, #236]	; (8008528 <input_parameter+0x560>)
 800843a:	4a3a      	ldr	r2, [pc, #232]	; (8008524 <input_parameter+0x55c>)
 800843c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
speed600_shortest.turn45out_L.e_ofset=10;
 8008440:	4b39      	ldr	r3, [pc, #228]	; (8008528 <input_parameter+0x560>)
 8008442:	4a4f      	ldr	r2, [pc, #316]	; (8008580 <input_parameter+0x5b8>)
 8008444:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

speed600_shortest.turn135out_R.g_speed=1200;
 8008448:	4b37      	ldr	r3, [pc, #220]	; (8008528 <input_parameter+0x560>)
 800844a:	4a38      	ldr	r2, [pc, #224]	; (800852c <input_parameter+0x564>)
 800844c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
speed600_shortest.turn135out_R.t_speed=1000;
 8008450:	4b35      	ldr	r3, [pc, #212]	; (8008528 <input_parameter+0x560>)
 8008452:	4a4c      	ldr	r2, [pc, #304]	; (8008584 <input_parameter+0x5bc>)
 8008454:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
speed600_shortest.turn135out_R.t_acc=12000;
 8008458:	4b33      	ldr	r3, [pc, #204]	; (8008528 <input_parameter+0x560>)
 800845a:	4a47      	ldr	r2, [pc, #284]	; (8008578 <input_parameter+0x5b0>)
 800845c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
speed600_shortest.turn135out_R.f_ofset=25;
 8008460:	4b31      	ldr	r3, [pc, #196]	; (8008528 <input_parameter+0x560>)
 8008462:	4a43      	ldr	r2, [pc, #268]	; (8008570 <input_parameter+0x5a8>)
 8008464:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
speed600_shortest.turn135out_R.e_ofset=90;
 8008468:	4b2f      	ldr	r3, [pc, #188]	; (8008528 <input_parameter+0x560>)
 800846a:	4a47      	ldr	r2, [pc, #284]	; (8008588 <input_parameter+0x5c0>)
 800846c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

speed600_shortest.turn135out_L.g_speed=1200;
 8008470:	4b2d      	ldr	r3, [pc, #180]	; (8008528 <input_parameter+0x560>)
 8008472:	4a2e      	ldr	r2, [pc, #184]	; (800852c <input_parameter+0x564>)
 8008474:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
speed600_shortest.turn135out_L.t_speed=1000;
 8008478:	4b2b      	ldr	r3, [pc, #172]	; (8008528 <input_parameter+0x560>)
 800847a:	4a42      	ldr	r2, [pc, #264]	; (8008584 <input_parameter+0x5bc>)
 800847c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
speed600_shortest.turn135out_L.t_acc=12000;
 8008480:	4b29      	ldr	r3, [pc, #164]	; (8008528 <input_parameter+0x560>)
 8008482:	4a3d      	ldr	r2, [pc, #244]	; (8008578 <input_parameter+0x5b0>)
 8008484:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
speed600_shortest.turn135out_L.f_ofset=40;
 8008488:	4b27      	ldr	r3, [pc, #156]	; (8008528 <input_parameter+0x560>)
 800848a:	4a26      	ldr	r2, [pc, #152]	; (8008524 <input_parameter+0x55c>)
 800848c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
speed600_shortest.turn135out_L.e_ofset=95;
 8008490:	4b25      	ldr	r3, [pc, #148]	; (8008528 <input_parameter+0x560>)
 8008492:	4a3e      	ldr	r2, [pc, #248]	; (800858c <input_parameter+0x5c4>)
 8008494:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

speed600_shortest.V90_R.g_speed=1200;
 8008498:	4b23      	ldr	r3, [pc, #140]	; (8008528 <input_parameter+0x560>)
 800849a:	4a24      	ldr	r2, [pc, #144]	; (800852c <input_parameter+0x564>)
 800849c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
speed600_shortest.V90_R.t_speed=1650;
 80084a0:	4b21      	ldr	r3, [pc, #132]	; (8008528 <input_parameter+0x560>)
 80084a2:	4a3b      	ldr	r2, [pc, #236]	; (8008590 <input_parameter+0x5c8>)
 80084a4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
speed600_shortest.V90_R.t_acc=24500;
 80084a8:	4b1f      	ldr	r3, [pc, #124]	; (8008528 <input_parameter+0x560>)
 80084aa:	4a3a      	ldr	r2, [pc, #232]	; (8008594 <input_parameter+0x5cc>)
 80084ac:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
speed600_shortest.V90_R.f_ofset=50;
 80084b0:	4b1d      	ldr	r3, [pc, #116]	; (8008528 <input_parameter+0x560>)
 80084b2:	4a26      	ldr	r2, [pc, #152]	; (800854c <input_parameter+0x584>)
 80084b4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
speed600_shortest.V90_R.e_ofset=65;
 80084b8:	4b1b      	ldr	r3, [pc, #108]	; (8008528 <input_parameter+0x560>)
 80084ba:	4a37      	ldr	r2, [pc, #220]	; (8008598 <input_parameter+0x5d0>)
 80084bc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

speed600_shortest.V90_L.g_speed=1200;
 80084c0:	4b19      	ldr	r3, [pc, #100]	; (8008528 <input_parameter+0x560>)
 80084c2:	4a1a      	ldr	r2, [pc, #104]	; (800852c <input_parameter+0x564>)
 80084c4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
speed600_shortest.V90_L.t_speed=1550;
 80084c8:	4b17      	ldr	r3, [pc, #92]	; (8008528 <input_parameter+0x560>)
 80084ca:	4a34      	ldr	r2, [pc, #208]	; (800859c <input_parameter+0x5d4>)
 80084cc:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
speed600_shortest.V90_L.t_acc=22000;
 80084d0:	4b15      	ldr	r3, [pc, #84]	; (8008528 <input_parameter+0x560>)
 80084d2:	4a33      	ldr	r2, [pc, #204]	; (80085a0 <input_parameter+0x5d8>)
 80084d4:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
speed600_shortest.V90_L.f_ofset=28;
 80084d8:	4b13      	ldr	r3, [pc, #76]	; (8008528 <input_parameter+0x560>)
 80084da:	4a32      	ldr	r2, [pc, #200]	; (80085a4 <input_parameter+0x5dc>)
 80084dc:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
speed600_shortest.V90_L.e_ofset=55;
 80084e0:	4b11      	ldr	r3, [pc, #68]	; (8008528 <input_parameter+0x560>)
 80084e2:	4a26      	ldr	r2, [pc, #152]	; (800857c <input_parameter+0x5b4>)
 80084e4:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134


//*********************************800********************************************

speed800_shortest.slalom_R.g_speed=1000;
 80084e8:	4b2f      	ldr	r3, [pc, #188]	; (80085a8 <input_parameter+0x5e0>)
 80084ea:	4a26      	ldr	r2, [pc, #152]	; (8008584 <input_parameter+0x5bc>)
 80084ec:	601a      	str	r2, [r3, #0]
speed800_shortest.slalom_R.t_speed=1000;
 80084ee:	4b2e      	ldr	r3, [pc, #184]	; (80085a8 <input_parameter+0x5e0>)
 80084f0:	4a24      	ldr	r2, [pc, #144]	; (8008584 <input_parameter+0x5bc>)
 80084f2:	60da      	str	r2, [r3, #12]
speed800_shortest.slalom_R.t_acc=14000;
 80084f4:	4b2c      	ldr	r3, [pc, #176]	; (80085a8 <input_parameter+0x5e0>)
 80084f6:	4a2d      	ldr	r2, [pc, #180]	; (80085ac <input_parameter+0x5e4>)
 80084f8:	611a      	str	r2, [r3, #16]
speed800_shortest.slalom_R.f_ofset=0;
 80084fa:	4b2b      	ldr	r3, [pc, #172]	; (80085a8 <input_parameter+0x5e0>)
 80084fc:	f04f 0200 	mov.w	r2, #0
 8008500:	605a      	str	r2, [r3, #4]
speed800_shortest.slalom_R.e_ofset=15;
 8008502:	4b29      	ldr	r3, [pc, #164]	; (80085a8 <input_parameter+0x5e0>)
 8008504:	4a2a      	ldr	r2, [pc, #168]	; (80085b0 <input_parameter+0x5e8>)
 8008506:	609a      	str	r2, [r3, #8]

speed800_shortest.slalom_L.g_speed=1000;
 8008508:	4b27      	ldr	r3, [pc, #156]	; (80085a8 <input_parameter+0x5e0>)
 800850a:	4a1e      	ldr	r2, [pc, #120]	; (8008584 <input_parameter+0x5bc>)
 800850c:	615a      	str	r2, [r3, #20]
speed800_shortest.slalom_L.t_speed=1000;
 800850e:	4b26      	ldr	r3, [pc, #152]	; (80085a8 <input_parameter+0x5e0>)
 8008510:	4a1c      	ldr	r2, [pc, #112]	; (8008584 <input_parameter+0x5bc>)
 8008512:	621a      	str	r2, [r3, #32]
speed800_shortest.slalom_L.t_acc=14000;
 8008514:	4b24      	ldr	r3, [pc, #144]	; (80085a8 <input_parameter+0x5e0>)
 8008516:	4a25      	ldr	r2, [pc, #148]	; (80085ac <input_parameter+0x5e4>)
 8008518:	625a      	str	r2, [r3, #36]	; 0x24
speed800_shortest.slalom_L.f_ofset=5;
 800851a:	4b23      	ldr	r3, [pc, #140]	; (80085a8 <input_parameter+0x5e0>)
 800851c:	4a25      	ldr	r2, [pc, #148]	; (80085b4 <input_parameter+0x5ec>)
 800851e:	619a      	str	r2, [r3, #24]
 8008520:	e04a      	b.n	80085b8 <input_parameter+0x5f0>
 8008522:	bf00      	nop
 8008524:	42200000 	.word	0x42200000
 8008528:	20000b90 	.word	0x20000b90
 800852c:	44960000 	.word	0x44960000
 8008530:	44228000 	.word	0x44228000
 8008534:	466a6000 	.word	0x466a6000
 8008538:	42540000 	.word	0x42540000
 800853c:	42300000 	.word	0x42300000
 8008540:	461c4000 	.word	0x461c4000
 8008544:	42340000 	.word	0x42340000
 8008548:	42380000 	.word	0x42380000
 800854c:	42480000 	.word	0x42480000
 8008550:	423c0000 	.word	0x423c0000
 8008554:	44480000 	.word	0x44480000
 8008558:	45fa0000 	.word	0x45fa0000
 800855c:	41a00000 	.word	0x41a00000
 8008560:	41f00000 	.word	0x41f00000
 8008564:	44430000 	.word	0x44430000
 8008568:	44610000 	.word	0x44610000
 800856c:	464b2000 	.word	0x464b2000
 8008570:	41c80000 	.word	0x41c80000
 8008574:	42700000 	.word	0x42700000
 8008578:	463b8000 	.word	0x463b8000
 800857c:	425c0000 	.word	0x425c0000
 8008580:	41200000 	.word	0x41200000
 8008584:	447a0000 	.word	0x447a0000
 8008588:	42b40000 	.word	0x42b40000
 800858c:	42be0000 	.word	0x42be0000
 8008590:	44ce4000 	.word	0x44ce4000
 8008594:	46bf6800 	.word	0x46bf6800
 8008598:	42820000 	.word	0x42820000
 800859c:	44c1c000 	.word	0x44c1c000
 80085a0:	46abe000 	.word	0x46abe000
 80085a4:	41e00000 	.word	0x41e00000
 80085a8:	20000cd0 	.word	0x20000cd0
 80085ac:	465ac000 	.word	0x465ac000
 80085b0:	41700000 	.word	0x41700000
 80085b4:	40a00000 	.word	0x40a00000
speed800_shortest.slalom_L.e_ofset=5;
 80085b8:	4b96      	ldr	r3, [pc, #600]	; (8008814 <input_parameter+0x84c>)
 80085ba:	4a97      	ldr	r2, [pc, #604]	; (8008818 <input_parameter+0x850>)
 80085bc:	61da      	str	r2, [r3, #28]

speed800_shortest.turn90_R.g_speed=500;
 80085be:	4b95      	ldr	r3, [pc, #596]	; (8008814 <input_parameter+0x84c>)
 80085c0:	4a96      	ldr	r2, [pc, #600]	; (800881c <input_parameter+0x854>)
 80085c2:	629a      	str	r2, [r3, #40]	; 0x28
speed800_shortest.turn90_R.t_speed=650;
 80085c4:	4b93      	ldr	r3, [pc, #588]	; (8008814 <input_parameter+0x84c>)
 80085c6:	4a96      	ldr	r2, [pc, #600]	; (8008820 <input_parameter+0x858>)
 80085c8:	635a      	str	r2, [r3, #52]	; 0x34
speed800_shortest.turn90_R.t_acc=15000;
 80085ca:	4b92      	ldr	r3, [pc, #584]	; (8008814 <input_parameter+0x84c>)
 80085cc:	4a95      	ldr	r2, [pc, #596]	; (8008824 <input_parameter+0x85c>)
 80085ce:	639a      	str	r2, [r3, #56]	; 0x38
speed800_shortest.turn90_R.f_ofset=55;
 80085d0:	4b90      	ldr	r3, [pc, #576]	; (8008814 <input_parameter+0x84c>)
 80085d2:	4a95      	ldr	r2, [pc, #596]	; (8008828 <input_parameter+0x860>)
 80085d4:	62da      	str	r2, [r3, #44]	; 0x2c
speed800_shortest.turn90_R.e_ofset=40;
 80085d6:	4b8f      	ldr	r3, [pc, #572]	; (8008814 <input_parameter+0x84c>)
 80085d8:	4a94      	ldr	r2, [pc, #592]	; (800882c <input_parameter+0x864>)
 80085da:	631a      	str	r2, [r3, #48]	; 0x30

speed800_shortest.turn90_L.g_speed=500;
 80085dc:	4b8d      	ldr	r3, [pc, #564]	; (8008814 <input_parameter+0x84c>)
 80085de:	4a8f      	ldr	r2, [pc, #572]	; (800881c <input_parameter+0x854>)
 80085e0:	63da      	str	r2, [r3, #60]	; 0x3c
speed800_shortest.turn90_L.t_speed=650;
 80085e2:	4b8c      	ldr	r3, [pc, #560]	; (8008814 <input_parameter+0x84c>)
 80085e4:	4a8e      	ldr	r2, [pc, #568]	; (8008820 <input_parameter+0x858>)
 80085e6:	649a      	str	r2, [r3, #72]	; 0x48
speed800_shortest.turn90_L.t_acc=15000;
 80085e8:	4b8a      	ldr	r3, [pc, #552]	; (8008814 <input_parameter+0x84c>)
 80085ea:	4a8e      	ldr	r2, [pc, #568]	; (8008824 <input_parameter+0x85c>)
 80085ec:	64da      	str	r2, [r3, #76]	; 0x4c
speed800_shortest.turn90_L.f_ofset=50;
 80085ee:	4b89      	ldr	r3, [pc, #548]	; (8008814 <input_parameter+0x84c>)
 80085f0:	4a8f      	ldr	r2, [pc, #572]	; (8008830 <input_parameter+0x868>)
 80085f2:	641a      	str	r2, [r3, #64]	; 0x40
speed800_shortest.turn90_L.e_ofset=44;
 80085f4:	4b87      	ldr	r3, [pc, #540]	; (8008814 <input_parameter+0x84c>)
 80085f6:	4a8f      	ldr	r2, [pc, #572]	; (8008834 <input_parameter+0x86c>)
 80085f8:	645a      	str	r2, [r3, #68]	; 0x44

speed800_shortest.turn180_R.g_speed=500;
 80085fa:	4b86      	ldr	r3, [pc, #536]	; (8008814 <input_parameter+0x84c>)
 80085fc:	4a87      	ldr	r2, [pc, #540]	; (800881c <input_parameter+0x854>)
 80085fe:	651a      	str	r2, [r3, #80]	; 0x50
speed800_shortest.turn180_R.t_speed=650;
 8008600:	4b84      	ldr	r3, [pc, #528]	; (8008814 <input_parameter+0x84c>)
 8008602:	4a87      	ldr	r2, [pc, #540]	; (8008820 <input_parameter+0x858>)
 8008604:	65da      	str	r2, [r3, #92]	; 0x5c
speed800_shortest.turn180_R.t_acc=15000;
 8008606:	4b83      	ldr	r3, [pc, #524]	; (8008814 <input_parameter+0x84c>)
 8008608:	4a86      	ldr	r2, [pc, #536]	; (8008824 <input_parameter+0x85c>)
 800860a:	661a      	str	r2, [r3, #96]	; 0x60
speed800_shortest.turn180_R.f_ofset=55;
 800860c:	4b81      	ldr	r3, [pc, #516]	; (8008814 <input_parameter+0x84c>)
 800860e:	4a86      	ldr	r2, [pc, #536]	; (8008828 <input_parameter+0x860>)
 8008610:	655a      	str	r2, [r3, #84]	; 0x54
speed800_shortest.turn180_R.e_ofset=40;
 8008612:	4b80      	ldr	r3, [pc, #512]	; (8008814 <input_parameter+0x84c>)
 8008614:	4a85      	ldr	r2, [pc, #532]	; (800882c <input_parameter+0x864>)
 8008616:	659a      	str	r2, [r3, #88]	; 0x58

speed800_shortest.turn180_L.g_speed=500;
 8008618:	4b7e      	ldr	r3, [pc, #504]	; (8008814 <input_parameter+0x84c>)
 800861a:	4a80      	ldr	r2, [pc, #512]	; (800881c <input_parameter+0x854>)
 800861c:	665a      	str	r2, [r3, #100]	; 0x64
speed800_shortest.turn180_L.t_speed=650;
 800861e:	4b7d      	ldr	r3, [pc, #500]	; (8008814 <input_parameter+0x84c>)
 8008620:	4a7f      	ldr	r2, [pc, #508]	; (8008820 <input_parameter+0x858>)
 8008622:	671a      	str	r2, [r3, #112]	; 0x70
speed800_shortest.turn180_L.t_acc=15000;
 8008624:	4b7b      	ldr	r3, [pc, #492]	; (8008814 <input_parameter+0x84c>)
 8008626:	4a7f      	ldr	r2, [pc, #508]	; (8008824 <input_parameter+0x85c>)
 8008628:	675a      	str	r2, [r3, #116]	; 0x74
speed800_shortest.turn180_L.f_ofset=50;
 800862a:	4b7a      	ldr	r3, [pc, #488]	; (8008814 <input_parameter+0x84c>)
 800862c:	4a80      	ldr	r2, [pc, #512]	; (8008830 <input_parameter+0x868>)
 800862e:	669a      	str	r2, [r3, #104]	; 0x68
speed800_shortest.turn180_L.e_ofset=44;
 8008630:	4b78      	ldr	r3, [pc, #480]	; (8008814 <input_parameter+0x84c>)
 8008632:	4a80      	ldr	r2, [pc, #512]	; (8008834 <input_parameter+0x86c>)
 8008634:	66da      	str	r2, [r3, #108]	; 0x6c

speed800_shortest.turn45in_R.g_speed=500;
 8008636:	4b77      	ldr	r3, [pc, #476]	; (8008814 <input_parameter+0x84c>)
 8008638:	4a78      	ldr	r2, [pc, #480]	; (800881c <input_parameter+0x854>)
 800863a:	679a      	str	r2, [r3, #120]	; 0x78
speed800_shortest.turn45in_R.t_speed=650;
 800863c:	4b75      	ldr	r3, [pc, #468]	; (8008814 <input_parameter+0x84c>)
 800863e:	4a78      	ldr	r2, [pc, #480]	; (8008820 <input_parameter+0x858>)
 8008640:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
speed800_shortest.turn45in_R.t_acc=15000;
 8008644:	4b73      	ldr	r3, [pc, #460]	; (8008814 <input_parameter+0x84c>)
 8008646:	4a77      	ldr	r2, [pc, #476]	; (8008824 <input_parameter+0x85c>)
 8008648:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
speed800_shortest.turn45in_R.f_ofset=55;
 800864c:	4b71      	ldr	r3, [pc, #452]	; (8008814 <input_parameter+0x84c>)
 800864e:	4a76      	ldr	r2, [pc, #472]	; (8008828 <input_parameter+0x860>)
 8008650:	67da      	str	r2, [r3, #124]	; 0x7c
speed800_shortest.turn45in_R.e_ofset=40;
 8008652:	4b70      	ldr	r3, [pc, #448]	; (8008814 <input_parameter+0x84c>)
 8008654:	4a75      	ldr	r2, [pc, #468]	; (800882c <input_parameter+0x864>)
 8008656:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

speed800_shortest.turn45in_L.g_speed=500;
 800865a:	4b6e      	ldr	r3, [pc, #440]	; (8008814 <input_parameter+0x84c>)
 800865c:	4a6f      	ldr	r2, [pc, #444]	; (800881c <input_parameter+0x854>)
 800865e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
speed800_shortest.turn45in_L.t_speed=650;
 8008662:	4b6c      	ldr	r3, [pc, #432]	; (8008814 <input_parameter+0x84c>)
 8008664:	4a6e      	ldr	r2, [pc, #440]	; (8008820 <input_parameter+0x858>)
 8008666:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
speed800_shortest.turn45in_L.t_acc=15000;
 800866a:	4b6a      	ldr	r3, [pc, #424]	; (8008814 <input_parameter+0x84c>)
 800866c:	4a6d      	ldr	r2, [pc, #436]	; (8008824 <input_parameter+0x85c>)
 800866e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
speed800_shortest.turn45in_L.f_ofset=50;
 8008672:	4b68      	ldr	r3, [pc, #416]	; (8008814 <input_parameter+0x84c>)
 8008674:	4a6e      	ldr	r2, [pc, #440]	; (8008830 <input_parameter+0x868>)
 8008676:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
speed800_shortest.turn45in_L.e_ofset=44;
 800867a:	4b66      	ldr	r3, [pc, #408]	; (8008814 <input_parameter+0x84c>)
 800867c:	4a6d      	ldr	r2, [pc, #436]	; (8008834 <input_parameter+0x86c>)
 800867e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

speed800_shortest.turn135in_R.g_speed=500;
 8008682:	4b64      	ldr	r3, [pc, #400]	; (8008814 <input_parameter+0x84c>)
 8008684:	4a65      	ldr	r2, [pc, #404]	; (800881c <input_parameter+0x854>)
 8008686:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
speed800_shortest.turn135in_R.t_speed=650;
 800868a:	4b62      	ldr	r3, [pc, #392]	; (8008814 <input_parameter+0x84c>)
 800868c:	4a64      	ldr	r2, [pc, #400]	; (8008820 <input_parameter+0x858>)
 800868e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
speed800_shortest.turn135in_R.t_acc=15000;
 8008692:	4b60      	ldr	r3, [pc, #384]	; (8008814 <input_parameter+0x84c>)
 8008694:	4a63      	ldr	r2, [pc, #396]	; (8008824 <input_parameter+0x85c>)
 8008696:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
speed800_shortest.turn135in_R.f_ofset=55;
 800869a:	4b5e      	ldr	r3, [pc, #376]	; (8008814 <input_parameter+0x84c>)
 800869c:	4a62      	ldr	r2, [pc, #392]	; (8008828 <input_parameter+0x860>)
 800869e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
speed800_shortest.turn135in_R.e_ofset=40;
 80086a2:	4b5c      	ldr	r3, [pc, #368]	; (8008814 <input_parameter+0x84c>)
 80086a4:	4a61      	ldr	r2, [pc, #388]	; (800882c <input_parameter+0x864>)
 80086a6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

speed800_shortest.turn135in_L.g_speed=500;
 80086aa:	4b5a      	ldr	r3, [pc, #360]	; (8008814 <input_parameter+0x84c>)
 80086ac:	4a5b      	ldr	r2, [pc, #364]	; (800881c <input_parameter+0x854>)
 80086ae:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
speed800_shortest.turn135in_L.t_speed=650;
 80086b2:	4b58      	ldr	r3, [pc, #352]	; (8008814 <input_parameter+0x84c>)
 80086b4:	4a5a      	ldr	r2, [pc, #360]	; (8008820 <input_parameter+0x858>)
 80086b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
speed800_shortest.turn135in_L.t_acc=15000;
 80086ba:	4b56      	ldr	r3, [pc, #344]	; (8008814 <input_parameter+0x84c>)
 80086bc:	4a59      	ldr	r2, [pc, #356]	; (8008824 <input_parameter+0x85c>)
 80086be:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
speed800_shortest.turn135in_L.f_ofset=50;
 80086c2:	4b54      	ldr	r3, [pc, #336]	; (8008814 <input_parameter+0x84c>)
 80086c4:	4a5a      	ldr	r2, [pc, #360]	; (8008830 <input_parameter+0x868>)
 80086c6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
speed800_shortest.turn135in_L.e_ofset=44;
 80086ca:	4b52      	ldr	r3, [pc, #328]	; (8008814 <input_parameter+0x84c>)
 80086cc:	4a59      	ldr	r2, [pc, #356]	; (8008834 <input_parameter+0x86c>)
 80086ce:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

speed800_shortest.turn45out_R.g_speed=500;
 80086d2:	4b50      	ldr	r3, [pc, #320]	; (8008814 <input_parameter+0x84c>)
 80086d4:	4a51      	ldr	r2, [pc, #324]	; (800881c <input_parameter+0x854>)
 80086d6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
speed800_shortest.turn45out_R.t_speed=650;
 80086da:	4b4e      	ldr	r3, [pc, #312]	; (8008814 <input_parameter+0x84c>)
 80086dc:	4a50      	ldr	r2, [pc, #320]	; (8008820 <input_parameter+0x858>)
 80086de:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
speed800_shortest.turn45out_R.t_acc=15000;
 80086e2:	4b4c      	ldr	r3, [pc, #304]	; (8008814 <input_parameter+0x84c>)
 80086e4:	4a4f      	ldr	r2, [pc, #316]	; (8008824 <input_parameter+0x85c>)
 80086e6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
speed800_shortest.turn45out_R.f_ofset=55;
 80086ea:	4b4a      	ldr	r3, [pc, #296]	; (8008814 <input_parameter+0x84c>)
 80086ec:	4a4e      	ldr	r2, [pc, #312]	; (8008828 <input_parameter+0x860>)
 80086ee:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
speed800_shortest.turn45out_R.e_ofset=40;
 80086f2:	4b48      	ldr	r3, [pc, #288]	; (8008814 <input_parameter+0x84c>)
 80086f4:	4a4d      	ldr	r2, [pc, #308]	; (800882c <input_parameter+0x864>)
 80086f6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

speed800_shortest.turn45out_L.g_speed=500;
 80086fa:	4b46      	ldr	r3, [pc, #280]	; (8008814 <input_parameter+0x84c>)
 80086fc:	4a47      	ldr	r2, [pc, #284]	; (800881c <input_parameter+0x854>)
 80086fe:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
speed800_shortest.turn45out_L.t_speed=650;
 8008702:	4b44      	ldr	r3, [pc, #272]	; (8008814 <input_parameter+0x84c>)
 8008704:	4a46      	ldr	r2, [pc, #280]	; (8008820 <input_parameter+0x858>)
 8008706:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
speed800_shortest.turn45out_L.t_acc=15000;
 800870a:	4b42      	ldr	r3, [pc, #264]	; (8008814 <input_parameter+0x84c>)
 800870c:	4a45      	ldr	r2, [pc, #276]	; (8008824 <input_parameter+0x85c>)
 800870e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
speed800_shortest.turn45out_L.f_ofset=50;
 8008712:	4b40      	ldr	r3, [pc, #256]	; (8008814 <input_parameter+0x84c>)
 8008714:	4a46      	ldr	r2, [pc, #280]	; (8008830 <input_parameter+0x868>)
 8008716:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
speed800_shortest.turn45out_L.e_ofset=44;
 800871a:	4b3e      	ldr	r3, [pc, #248]	; (8008814 <input_parameter+0x84c>)
 800871c:	4a45      	ldr	r2, [pc, #276]	; (8008834 <input_parameter+0x86c>)
 800871e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

speed800_shortest.turn135out_R.g_speed=500;
 8008722:	4b3c      	ldr	r3, [pc, #240]	; (8008814 <input_parameter+0x84c>)
 8008724:	4a3d      	ldr	r2, [pc, #244]	; (800881c <input_parameter+0x854>)
 8008726:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
speed800_shortest.turn135out_R.t_speed=650;
 800872a:	4b3a      	ldr	r3, [pc, #232]	; (8008814 <input_parameter+0x84c>)
 800872c:	4a3c      	ldr	r2, [pc, #240]	; (8008820 <input_parameter+0x858>)
 800872e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
speed800_shortest.turn135out_R.t_acc=15000;
 8008732:	4b38      	ldr	r3, [pc, #224]	; (8008814 <input_parameter+0x84c>)
 8008734:	4a3b      	ldr	r2, [pc, #236]	; (8008824 <input_parameter+0x85c>)
 8008736:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
speed800_shortest.turn135out_R.f_ofset=55;
 800873a:	4b36      	ldr	r3, [pc, #216]	; (8008814 <input_parameter+0x84c>)
 800873c:	4a3a      	ldr	r2, [pc, #232]	; (8008828 <input_parameter+0x860>)
 800873e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
speed800_shortest.turn135out_R.e_ofset=40;
 8008742:	4b34      	ldr	r3, [pc, #208]	; (8008814 <input_parameter+0x84c>)
 8008744:	4a39      	ldr	r2, [pc, #228]	; (800882c <input_parameter+0x864>)
 8008746:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

speed800_shortest.turn135out_L.g_speed=500;
 800874a:	4b32      	ldr	r3, [pc, #200]	; (8008814 <input_parameter+0x84c>)
 800874c:	4a33      	ldr	r2, [pc, #204]	; (800881c <input_parameter+0x854>)
 800874e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
speed800_shortest.turn135out_L.t_speed=650;
 8008752:	4b30      	ldr	r3, [pc, #192]	; (8008814 <input_parameter+0x84c>)
 8008754:	4a32      	ldr	r2, [pc, #200]	; (8008820 <input_parameter+0x858>)
 8008756:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
speed800_shortest.turn135out_L.t_acc=15000;
 800875a:	4b2e      	ldr	r3, [pc, #184]	; (8008814 <input_parameter+0x84c>)
 800875c:	4a31      	ldr	r2, [pc, #196]	; (8008824 <input_parameter+0x85c>)
 800875e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
speed800_shortest.turn135out_L.f_ofset=50;
 8008762:	4b2c      	ldr	r3, [pc, #176]	; (8008814 <input_parameter+0x84c>)
 8008764:	4a32      	ldr	r2, [pc, #200]	; (8008830 <input_parameter+0x868>)
 8008766:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
speed800_shortest.turn135out_L.e_ofset=44;
 800876a:	4b2a      	ldr	r3, [pc, #168]	; (8008814 <input_parameter+0x84c>)
 800876c:	4a31      	ldr	r2, [pc, #196]	; (8008834 <input_parameter+0x86c>)
 800876e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

speed800_shortest.V90_R.g_speed=500;
 8008772:	4b28      	ldr	r3, [pc, #160]	; (8008814 <input_parameter+0x84c>)
 8008774:	4a29      	ldr	r2, [pc, #164]	; (800881c <input_parameter+0x854>)
 8008776:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
speed800_shortest.V90_R.t_speed=650;
 800877a:	4b26      	ldr	r3, [pc, #152]	; (8008814 <input_parameter+0x84c>)
 800877c:	4a28      	ldr	r2, [pc, #160]	; (8008820 <input_parameter+0x858>)
 800877e:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
speed800_shortest.V90_R.t_acc=15000;
 8008782:	4b24      	ldr	r3, [pc, #144]	; (8008814 <input_parameter+0x84c>)
 8008784:	4a27      	ldr	r2, [pc, #156]	; (8008824 <input_parameter+0x85c>)
 8008786:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
speed800_shortest.V90_R.f_ofset=55;
 800878a:	4b22      	ldr	r3, [pc, #136]	; (8008814 <input_parameter+0x84c>)
 800878c:	4a26      	ldr	r2, [pc, #152]	; (8008828 <input_parameter+0x860>)
 800878e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
speed800_shortest.V90_R.e_ofset=40;
 8008792:	4b20      	ldr	r3, [pc, #128]	; (8008814 <input_parameter+0x84c>)
 8008794:	4a25      	ldr	r2, [pc, #148]	; (800882c <input_parameter+0x864>)
 8008796:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

speed800_shortest.V90_L.g_speed=500;
 800879a:	4b1e      	ldr	r3, [pc, #120]	; (8008814 <input_parameter+0x84c>)
 800879c:	4a1f      	ldr	r2, [pc, #124]	; (800881c <input_parameter+0x854>)
 800879e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
speed800_shortest.V90_L.t_speed=650;
 80087a2:	4b1c      	ldr	r3, [pc, #112]	; (8008814 <input_parameter+0x84c>)
 80087a4:	4a1e      	ldr	r2, [pc, #120]	; (8008820 <input_parameter+0x858>)
 80087a6:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
speed800_shortest.V90_L.t_acc=15000;
 80087aa:	4b1a      	ldr	r3, [pc, #104]	; (8008814 <input_parameter+0x84c>)
 80087ac:	4a1d      	ldr	r2, [pc, #116]	; (8008824 <input_parameter+0x85c>)
 80087ae:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
speed800_shortest.V90_L.f_ofset=50;
 80087b2:	4b18      	ldr	r3, [pc, #96]	; (8008814 <input_parameter+0x84c>)
 80087b4:	4a1e      	ldr	r2, [pc, #120]	; (8008830 <input_parameter+0x868>)
 80087b6:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
speed800_shortest.V90_L.e_ofset=44;
 80087ba:	4b16      	ldr	r3, [pc, #88]	; (8008814 <input_parameter+0x84c>)
 80087bc:	4a1d      	ldr	r2, [pc, #116]	; (8008834 <input_parameter+0x86c>)
 80087be:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134

//*********************************1000********************************************

speed1000_shortest.slalom_R.g_speed=1000;
 80087c2:	4b1d      	ldr	r3, [pc, #116]	; (8008838 <input_parameter+0x870>)
 80087c4:	4a1d      	ldr	r2, [pc, #116]	; (800883c <input_parameter+0x874>)
 80087c6:	601a      	str	r2, [r3, #0]
speed1000_shortest.slalom_R.t_speed=550;
 80087c8:	4b1b      	ldr	r3, [pc, #108]	; (8008838 <input_parameter+0x870>)
 80087ca:	4a1d      	ldr	r2, [pc, #116]	; (8008840 <input_parameter+0x878>)
 80087cc:	60da      	str	r2, [r3, #12]
speed1000_shortest.slalom_R.t_acc=12000;
 80087ce:	4b1a      	ldr	r3, [pc, #104]	; (8008838 <input_parameter+0x870>)
 80087d0:	4a1c      	ldr	r2, [pc, #112]	; (8008844 <input_parameter+0x87c>)
 80087d2:	611a      	str	r2, [r3, #16]
speed1000_shortest.slalom_R.f_ofset=30;
 80087d4:	4b18      	ldr	r3, [pc, #96]	; (8008838 <input_parameter+0x870>)
 80087d6:	4a1c      	ldr	r2, [pc, #112]	; (8008848 <input_parameter+0x880>)
 80087d8:	605a      	str	r2, [r3, #4]
speed1000_shortest.slalom_R.e_ofset=60;
 80087da:	4b17      	ldr	r3, [pc, #92]	; (8008838 <input_parameter+0x870>)
 80087dc:	4a1b      	ldr	r2, [pc, #108]	; (800884c <input_parameter+0x884>)
 80087de:	609a      	str	r2, [r3, #8]

speed1000_shortest.slalom_L.g_speed=1000;
 80087e0:	4b15      	ldr	r3, [pc, #84]	; (8008838 <input_parameter+0x870>)
 80087e2:	4a16      	ldr	r2, [pc, #88]	; (800883c <input_parameter+0x874>)
 80087e4:	615a      	str	r2, [r3, #20]
speed1000_shortest.slalom_L.t_speed=550;
 80087e6:	4b14      	ldr	r3, [pc, #80]	; (8008838 <input_parameter+0x870>)
 80087e8:	4a15      	ldr	r2, [pc, #84]	; (8008840 <input_parameter+0x878>)
 80087ea:	621a      	str	r2, [r3, #32]
speed1000_shortest.slalom_L.t_acc=12000;
 80087ec:	4b12      	ldr	r3, [pc, #72]	; (8008838 <input_parameter+0x870>)
 80087ee:	4a15      	ldr	r2, [pc, #84]	; (8008844 <input_parameter+0x87c>)
 80087f0:	625a      	str	r2, [r3, #36]	; 0x24
speed1000_shortest.slalom_L.f_ofset=30;
 80087f2:	4b11      	ldr	r3, [pc, #68]	; (8008838 <input_parameter+0x870>)
 80087f4:	4a14      	ldr	r2, [pc, #80]	; (8008848 <input_parameter+0x880>)
 80087f6:	619a      	str	r2, [r3, #24]
speed1000_shortest.slalom_L.e_ofset=60;
 80087f8:	4b0f      	ldr	r3, [pc, #60]	; (8008838 <input_parameter+0x870>)
 80087fa:	4a14      	ldr	r2, [pc, #80]	; (800884c <input_parameter+0x884>)
 80087fc:	61da      	str	r2, [r3, #28]

speed1000_shortest.turn90_R.g_speed=1000;
 80087fe:	4b0e      	ldr	r3, [pc, #56]	; (8008838 <input_parameter+0x870>)
 8008800:	4a0e      	ldr	r2, [pc, #56]	; (800883c <input_parameter+0x874>)
 8008802:	629a      	str	r2, [r3, #40]	; 0x28
speed1000_shortest.turn90_R.t_speed=400;
 8008804:	4b0c      	ldr	r3, [pc, #48]	; (8008838 <input_parameter+0x870>)
 8008806:	4a12      	ldr	r2, [pc, #72]	; (8008850 <input_parameter+0x888>)
 8008808:	635a      	str	r2, [r3, #52]	; 0x34
speed1000_shortest.turn90_R.t_acc=12000;
 800880a:	4b0b      	ldr	r3, [pc, #44]	; (8008838 <input_parameter+0x870>)
 800880c:	4a0d      	ldr	r2, [pc, #52]	; (8008844 <input_parameter+0x87c>)
 800880e:	639a      	str	r2, [r3, #56]	; 0x38
speed1000_shortest.turn90_R.f_ofset=30;
 8008810:	4b09      	ldr	r3, [pc, #36]	; (8008838 <input_parameter+0x870>)
 8008812:	e01f      	b.n	8008854 <input_parameter+0x88c>
 8008814:	20000cd0 	.word	0x20000cd0
 8008818:	40a00000 	.word	0x40a00000
 800881c:	43fa0000 	.word	0x43fa0000
 8008820:	44228000 	.word	0x44228000
 8008824:	466a6000 	.word	0x466a6000
 8008828:	425c0000 	.word	0x425c0000
 800882c:	42200000 	.word	0x42200000
 8008830:	42480000 	.word	0x42480000
 8008834:	42300000 	.word	0x42300000
 8008838:	20000e10 	.word	0x20000e10
 800883c:	447a0000 	.word	0x447a0000
 8008840:	44098000 	.word	0x44098000
 8008844:	463b8000 	.word	0x463b8000
 8008848:	41f00000 	.word	0x41f00000
 800884c:	42700000 	.word	0x42700000
 8008850:	43c80000 	.word	0x43c80000
 8008854:	4a7e      	ldr	r2, [pc, #504]	; (8008a50 <input_parameter+0xa88>)
 8008856:	62da      	str	r2, [r3, #44]	; 0x2c
speed1000_shortest.turn90_R.e_ofset=60;
 8008858:	4b7e      	ldr	r3, [pc, #504]	; (8008a54 <input_parameter+0xa8c>)
 800885a:	4a7f      	ldr	r2, [pc, #508]	; (8008a58 <input_parameter+0xa90>)
 800885c:	631a      	str	r2, [r3, #48]	; 0x30

speed1000_shortest.turn90_L.g_speed=1000;
 800885e:	4b7d      	ldr	r3, [pc, #500]	; (8008a54 <input_parameter+0xa8c>)
 8008860:	4a7e      	ldr	r2, [pc, #504]	; (8008a5c <input_parameter+0xa94>)
 8008862:	63da      	str	r2, [r3, #60]	; 0x3c
speed1000_shortest.turn90_L.t_speed=400;
 8008864:	4b7b      	ldr	r3, [pc, #492]	; (8008a54 <input_parameter+0xa8c>)
 8008866:	4a7e      	ldr	r2, [pc, #504]	; (8008a60 <input_parameter+0xa98>)
 8008868:	649a      	str	r2, [r3, #72]	; 0x48
speed1000_shortest.turn90_L.t_acc=12000;
 800886a:	4b7a      	ldr	r3, [pc, #488]	; (8008a54 <input_parameter+0xa8c>)
 800886c:	4a7d      	ldr	r2, [pc, #500]	; (8008a64 <input_parameter+0xa9c>)
 800886e:	64da      	str	r2, [r3, #76]	; 0x4c
speed1000_shortest.turn90_L.f_ofset=30;
 8008870:	4b78      	ldr	r3, [pc, #480]	; (8008a54 <input_parameter+0xa8c>)
 8008872:	4a77      	ldr	r2, [pc, #476]	; (8008a50 <input_parameter+0xa88>)
 8008874:	641a      	str	r2, [r3, #64]	; 0x40
speed1000_shortest.turn90_L.e_ofset=60;
 8008876:	4b77      	ldr	r3, [pc, #476]	; (8008a54 <input_parameter+0xa8c>)
 8008878:	4a77      	ldr	r2, [pc, #476]	; (8008a58 <input_parameter+0xa90>)
 800887a:	645a      	str	r2, [r3, #68]	; 0x44

speed1000_shortest.turn180_R.g_speed=1000;
 800887c:	4b75      	ldr	r3, [pc, #468]	; (8008a54 <input_parameter+0xa8c>)
 800887e:	4a77      	ldr	r2, [pc, #476]	; (8008a5c <input_parameter+0xa94>)
 8008880:	651a      	str	r2, [r3, #80]	; 0x50
speed1000_shortest.turn180_R.t_speed=500;
 8008882:	4b74      	ldr	r3, [pc, #464]	; (8008a54 <input_parameter+0xa8c>)
 8008884:	4a78      	ldr	r2, [pc, #480]	; (8008a68 <input_parameter+0xaa0>)
 8008886:	65da      	str	r2, [r3, #92]	; 0x5c
speed1000_shortest.turn180_R.t_acc=10000;
 8008888:	4b72      	ldr	r3, [pc, #456]	; (8008a54 <input_parameter+0xa8c>)
 800888a:	4a78      	ldr	r2, [pc, #480]	; (8008a6c <input_parameter+0xaa4>)
 800888c:	661a      	str	r2, [r3, #96]	; 0x60
speed1000_shortest.turn180_R.f_ofset=30;
 800888e:	4b71      	ldr	r3, [pc, #452]	; (8008a54 <input_parameter+0xa8c>)
 8008890:	4a6f      	ldr	r2, [pc, #444]	; (8008a50 <input_parameter+0xa88>)
 8008892:	655a      	str	r2, [r3, #84]	; 0x54
speed1000_shortest.turn180_R.e_ofset=70;
 8008894:	4b6f      	ldr	r3, [pc, #444]	; (8008a54 <input_parameter+0xa8c>)
 8008896:	4a76      	ldr	r2, [pc, #472]	; (8008a70 <input_parameter+0xaa8>)
 8008898:	659a      	str	r2, [r3, #88]	; 0x58

speed1000_shortest.turn180_L.g_speed=1000;
 800889a:	4b6e      	ldr	r3, [pc, #440]	; (8008a54 <input_parameter+0xa8c>)
 800889c:	4a6f      	ldr	r2, [pc, #444]	; (8008a5c <input_parameter+0xa94>)
 800889e:	665a      	str	r2, [r3, #100]	; 0x64
speed1000_shortest.turn180_L.t_speed=500;
 80088a0:	4b6c      	ldr	r3, [pc, #432]	; (8008a54 <input_parameter+0xa8c>)
 80088a2:	4a71      	ldr	r2, [pc, #452]	; (8008a68 <input_parameter+0xaa0>)
 80088a4:	671a      	str	r2, [r3, #112]	; 0x70
speed1000_shortest.turn180_L.t_acc=10000;
 80088a6:	4b6b      	ldr	r3, [pc, #428]	; (8008a54 <input_parameter+0xa8c>)
 80088a8:	4a70      	ldr	r2, [pc, #448]	; (8008a6c <input_parameter+0xaa4>)
 80088aa:	675a      	str	r2, [r3, #116]	; 0x74
speed1000_shortest.turn180_L.f_ofset=30;
 80088ac:	4b69      	ldr	r3, [pc, #420]	; (8008a54 <input_parameter+0xa8c>)
 80088ae:	4a68      	ldr	r2, [pc, #416]	; (8008a50 <input_parameter+0xa88>)
 80088b0:	669a      	str	r2, [r3, #104]	; 0x68
speed1000_shortest.turn180_L.e_ofset=70;
 80088b2:	4b68      	ldr	r3, [pc, #416]	; (8008a54 <input_parameter+0xa8c>)
 80088b4:	4a6e      	ldr	r2, [pc, #440]	; (8008a70 <input_parameter+0xaa8>)
 80088b6:	66da      	str	r2, [r3, #108]	; 0x6c

speed1000_shortest.turn45in_R.g_speed=1000;
 80088b8:	4b66      	ldr	r3, [pc, #408]	; (8008a54 <input_parameter+0xa8c>)
 80088ba:	4a68      	ldr	r2, [pc, #416]	; (8008a5c <input_parameter+0xa94>)
 80088bc:	679a      	str	r2, [r3, #120]	; 0x78
speed1000_shortest.turn45in_R.t_speed=750;
 80088be:	4b65      	ldr	r3, [pc, #404]	; (8008a54 <input_parameter+0xa8c>)
 80088c0:	4a6c      	ldr	r2, [pc, #432]	; (8008a74 <input_parameter+0xaac>)
 80088c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
speed1000_shortest.turn45in_R.t_acc=12000;
 80088c6:	4b63      	ldr	r3, [pc, #396]	; (8008a54 <input_parameter+0xa8c>)
 80088c8:	4a66      	ldr	r2, [pc, #408]	; (8008a64 <input_parameter+0xa9c>)
 80088ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
speed1000_shortest.turn45in_R.f_ofset=20;
 80088ce:	4b61      	ldr	r3, [pc, #388]	; (8008a54 <input_parameter+0xa8c>)
 80088d0:	4a69      	ldr	r2, [pc, #420]	; (8008a78 <input_parameter+0xab0>)
 80088d2:	67da      	str	r2, [r3, #124]	; 0x7c
speed1000_shortest.turn45in_R.e_ofset=70;
 80088d4:	4b5f      	ldr	r3, [pc, #380]	; (8008a54 <input_parameter+0xa8c>)
 80088d6:	4a66      	ldr	r2, [pc, #408]	; (8008a70 <input_parameter+0xaa8>)
 80088d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

speed1000_shortest.turn45in_L.g_speed=1000;
 80088dc:	4b5d      	ldr	r3, [pc, #372]	; (8008a54 <input_parameter+0xa8c>)
 80088de:	4a5f      	ldr	r2, [pc, #380]	; (8008a5c <input_parameter+0xa94>)
 80088e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
speed1000_shortest.turn45in_L.t_speed=750;
 80088e4:	4b5b      	ldr	r3, [pc, #364]	; (8008a54 <input_parameter+0xa8c>)
 80088e6:	4a63      	ldr	r2, [pc, #396]	; (8008a74 <input_parameter+0xaac>)
 80088e8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
speed1000_shortest.turn45in_L.t_acc=12000;
 80088ec:	4b59      	ldr	r3, [pc, #356]	; (8008a54 <input_parameter+0xa8c>)
 80088ee:	4a5d      	ldr	r2, [pc, #372]	; (8008a64 <input_parameter+0xa9c>)
 80088f0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
speed1000_shortest.turn45in_L.f_ofset=20;
 80088f4:	4b57      	ldr	r3, [pc, #348]	; (8008a54 <input_parameter+0xa8c>)
 80088f6:	4a60      	ldr	r2, [pc, #384]	; (8008a78 <input_parameter+0xab0>)
 80088f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
speed1000_shortest.turn45in_L.e_ofset=70;
 80088fc:	4b55      	ldr	r3, [pc, #340]	; (8008a54 <input_parameter+0xa8c>)
 80088fe:	4a5c      	ldr	r2, [pc, #368]	; (8008a70 <input_parameter+0xaa8>)
 8008900:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

speed1000_shortest.turn135in_R.g_speed=1000;
 8008904:	4b53      	ldr	r3, [pc, #332]	; (8008a54 <input_parameter+0xa8c>)
 8008906:	4a55      	ldr	r2, [pc, #340]	; (8008a5c <input_parameter+0xa94>)
 8008908:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
speed1000_shortest.turn135in_R.t_speed=680;
 800890c:	4b51      	ldr	r3, [pc, #324]	; (8008a54 <input_parameter+0xa8c>)
 800890e:	4a5b      	ldr	r2, [pc, #364]	; (8008a7c <input_parameter+0xab4>)
 8008910:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
speed1000_shortest.turn135in_R.t_acc=14000;
 8008914:	4b4f      	ldr	r3, [pc, #316]	; (8008a54 <input_parameter+0xa8c>)
 8008916:	4a5a      	ldr	r2, [pc, #360]	; (8008a80 <input_parameter+0xab8>)
 8008918:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
speed1000_shortest.turn135in_R.f_ofset=20;
 800891c:	4b4d      	ldr	r3, [pc, #308]	; (8008a54 <input_parameter+0xa8c>)
 800891e:	4a56      	ldr	r2, [pc, #344]	; (8008a78 <input_parameter+0xab0>)
 8008920:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
speed1000_shortest.turn135in_R.e_ofset=50;
 8008924:	4b4b      	ldr	r3, [pc, #300]	; (8008a54 <input_parameter+0xa8c>)
 8008926:	4a57      	ldr	r2, [pc, #348]	; (8008a84 <input_parameter+0xabc>)
 8008928:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

speed1000_shortest.turn135in_L.g_speed=1000;
 800892c:	4b49      	ldr	r3, [pc, #292]	; (8008a54 <input_parameter+0xa8c>)
 800892e:	4a4b      	ldr	r2, [pc, #300]	; (8008a5c <input_parameter+0xa94>)
 8008930:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
speed1000_shortest.turn135in_L.t_speed=680;
 8008934:	4b47      	ldr	r3, [pc, #284]	; (8008a54 <input_parameter+0xa8c>)
 8008936:	4a51      	ldr	r2, [pc, #324]	; (8008a7c <input_parameter+0xab4>)
 8008938:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
speed1000_shortest.turn135in_L.t_acc=14000;
 800893c:	4b45      	ldr	r3, [pc, #276]	; (8008a54 <input_parameter+0xa8c>)
 800893e:	4a50      	ldr	r2, [pc, #320]	; (8008a80 <input_parameter+0xab8>)
 8008940:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
speed1000_shortest.turn135in_L.f_ofset=20;
 8008944:	4b43      	ldr	r3, [pc, #268]	; (8008a54 <input_parameter+0xa8c>)
 8008946:	4a4c      	ldr	r2, [pc, #304]	; (8008a78 <input_parameter+0xab0>)
 8008948:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
speed1000_shortest.turn135in_L.e_ofset=50;
 800894c:	4b41      	ldr	r3, [pc, #260]	; (8008a54 <input_parameter+0xa8c>)
 800894e:	4a4d      	ldr	r2, [pc, #308]	; (8008a84 <input_parameter+0xabc>)
 8008950:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

speed1000_shortest.turn45out_R.g_speed=1000;
 8008954:	4b3f      	ldr	r3, [pc, #252]	; (8008a54 <input_parameter+0xa8c>)
 8008956:	4a41      	ldr	r2, [pc, #260]	; (8008a5c <input_parameter+0xa94>)
 8008958:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
speed1000_shortest.turn45out_R.t_speed=750;
 800895c:	4b3d      	ldr	r3, [pc, #244]	; (8008a54 <input_parameter+0xa8c>)
 800895e:	4a45      	ldr	r2, [pc, #276]	; (8008a74 <input_parameter+0xaac>)
 8008960:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
speed1000_shortest.turn45out_R.t_acc=14000;
 8008964:	4b3b      	ldr	r3, [pc, #236]	; (8008a54 <input_parameter+0xa8c>)
 8008966:	4a46      	ldr	r2, [pc, #280]	; (8008a80 <input_parameter+0xab8>)
 8008968:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
speed1000_shortest.turn45out_R.f_ofset=50;
 800896c:	4b39      	ldr	r3, [pc, #228]	; (8008a54 <input_parameter+0xa8c>)
 800896e:	4a45      	ldr	r2, [pc, #276]	; (8008a84 <input_parameter+0xabc>)
 8008970:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
speed1000_shortest.turn45out_R.e_ofset=50;
 8008974:	4b37      	ldr	r3, [pc, #220]	; (8008a54 <input_parameter+0xa8c>)
 8008976:	4a43      	ldr	r2, [pc, #268]	; (8008a84 <input_parameter+0xabc>)
 8008978:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

speed1000_shortest.turn45out_L.g_speed=1000;
 800897c:	4b35      	ldr	r3, [pc, #212]	; (8008a54 <input_parameter+0xa8c>)
 800897e:	4a37      	ldr	r2, [pc, #220]	; (8008a5c <input_parameter+0xa94>)
 8008980:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
speed1000_shortest.turn45out_L.t_speed=750;
 8008984:	4b33      	ldr	r3, [pc, #204]	; (8008a54 <input_parameter+0xa8c>)
 8008986:	4a3b      	ldr	r2, [pc, #236]	; (8008a74 <input_parameter+0xaac>)
 8008988:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
speed1000_shortest.turn45out_L.t_acc=14000;
 800898c:	4b31      	ldr	r3, [pc, #196]	; (8008a54 <input_parameter+0xa8c>)
 800898e:	4a3c      	ldr	r2, [pc, #240]	; (8008a80 <input_parameter+0xab8>)
 8008990:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
speed1000_shortest.turn45out_L.f_ofset=50;
 8008994:	4b2f      	ldr	r3, [pc, #188]	; (8008a54 <input_parameter+0xa8c>)
 8008996:	4a3b      	ldr	r2, [pc, #236]	; (8008a84 <input_parameter+0xabc>)
 8008998:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
speed1000_shortest.turn45out_L.e_ofset=50;
 800899c:	4b2d      	ldr	r3, [pc, #180]	; (8008a54 <input_parameter+0xa8c>)
 800899e:	4a39      	ldr	r2, [pc, #228]	; (8008a84 <input_parameter+0xabc>)
 80089a0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

speed1000_shortest.turn135out_R.g_speed=1000;
 80089a4:	4b2b      	ldr	r3, [pc, #172]	; (8008a54 <input_parameter+0xa8c>)
 80089a6:	4a2d      	ldr	r2, [pc, #180]	; (8008a5c <input_parameter+0xa94>)
 80089a8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
speed1000_shortest.turn135out_R.t_speed=770;
 80089ac:	4b29      	ldr	r3, [pc, #164]	; (8008a54 <input_parameter+0xa8c>)
 80089ae:	4a36      	ldr	r2, [pc, #216]	; (8008a88 <input_parameter+0xac0>)
 80089b0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
speed1000_shortest.turn135out_R.t_acc=14000;
 80089b4:	4b27      	ldr	r3, [pc, #156]	; (8008a54 <input_parameter+0xa8c>)
 80089b6:	4a32      	ldr	r2, [pc, #200]	; (8008a80 <input_parameter+0xab8>)
 80089b8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
speed1000_shortest.turn135out_R.f_ofset=30;
 80089bc:	4b25      	ldr	r3, [pc, #148]	; (8008a54 <input_parameter+0xa8c>)
 80089be:	4a24      	ldr	r2, [pc, #144]	; (8008a50 <input_parameter+0xa88>)
 80089c0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
speed1000_shortest.turn135out_R.e_ofset=90;
 80089c4:	4b23      	ldr	r3, [pc, #140]	; (8008a54 <input_parameter+0xa8c>)
 80089c6:	4a31      	ldr	r2, [pc, #196]	; (8008a8c <input_parameter+0xac4>)
 80089c8:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

speed1000_shortest.turn135out_L.g_speed=1000;
 80089cc:	4b21      	ldr	r3, [pc, #132]	; (8008a54 <input_parameter+0xa8c>)
 80089ce:	4a23      	ldr	r2, [pc, #140]	; (8008a5c <input_parameter+0xa94>)
 80089d0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
speed1000_shortest.turn135out_L.t_speed=770;
 80089d4:	4b1f      	ldr	r3, [pc, #124]	; (8008a54 <input_parameter+0xa8c>)
 80089d6:	4a2c      	ldr	r2, [pc, #176]	; (8008a88 <input_parameter+0xac0>)
 80089d8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
speed1000_shortest.turn135out_L.t_acc=14000;
 80089dc:	4b1d      	ldr	r3, [pc, #116]	; (8008a54 <input_parameter+0xa8c>)
 80089de:	4a28      	ldr	r2, [pc, #160]	; (8008a80 <input_parameter+0xab8>)
 80089e0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
speed1000_shortest.turn135out_L.f_ofset=30;
 80089e4:	4b1b      	ldr	r3, [pc, #108]	; (8008a54 <input_parameter+0xa8c>)
 80089e6:	4a1a      	ldr	r2, [pc, #104]	; (8008a50 <input_parameter+0xa88>)
 80089e8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
speed1000_shortest.turn135out_L.e_ofset=90;
 80089ec:	4b19      	ldr	r3, [pc, #100]	; (8008a54 <input_parameter+0xa8c>)
 80089ee:	4a27      	ldr	r2, [pc, #156]	; (8008a8c <input_parameter+0xac4>)
 80089f0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

speed1000_shortest.V90_R.g_speed=1000;
 80089f4:	4b17      	ldr	r3, [pc, #92]	; (8008a54 <input_parameter+0xa8c>)
 80089f6:	4a19      	ldr	r2, [pc, #100]	; (8008a5c <input_parameter+0xa94>)
 80089f8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
speed1000_shortest.V90_R.t_speed=950;
 80089fc:	4b15      	ldr	r3, [pc, #84]	; (8008a54 <input_parameter+0xa8c>)
 80089fe:	4a24      	ldr	r2, [pc, #144]	; (8008a90 <input_parameter+0xac8>)
 8008a00:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
speed1000_shortest.V90_R.t_acc=18000;
 8008a04:	4b13      	ldr	r3, [pc, #76]	; (8008a54 <input_parameter+0xa8c>)
 8008a06:	4a23      	ldr	r2, [pc, #140]	; (8008a94 <input_parameter+0xacc>)
 8008a08:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
speed1000_shortest.V90_R.f_ofset=20;
 8008a0c:	4b11      	ldr	r3, [pc, #68]	; (8008a54 <input_parameter+0xa8c>)
 8008a0e:	4a1a      	ldr	r2, [pc, #104]	; (8008a78 <input_parameter+0xab0>)
 8008a10:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
speed1000_shortest.V90_R.e_ofset=60;
 8008a14:	4b0f      	ldr	r3, [pc, #60]	; (8008a54 <input_parameter+0xa8c>)
 8008a16:	4a10      	ldr	r2, [pc, #64]	; (8008a58 <input_parameter+0xa90>)
 8008a18:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

speed1000_shortest.V90_L.g_speed=1000;
 8008a1c:	4b0d      	ldr	r3, [pc, #52]	; (8008a54 <input_parameter+0xa8c>)
 8008a1e:	4a0f      	ldr	r2, [pc, #60]	; (8008a5c <input_parameter+0xa94>)
 8008a20:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
speed1000_shortest.V90_L.t_speed=950;
 8008a24:	4b0b      	ldr	r3, [pc, #44]	; (8008a54 <input_parameter+0xa8c>)
 8008a26:	4a1a      	ldr	r2, [pc, #104]	; (8008a90 <input_parameter+0xac8>)
 8008a28:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
speed1000_shortest.V90_L.t_acc=18000;
 8008a2c:	4b09      	ldr	r3, [pc, #36]	; (8008a54 <input_parameter+0xa8c>)
 8008a2e:	4a19      	ldr	r2, [pc, #100]	; (8008a94 <input_parameter+0xacc>)
 8008a30:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
speed1000_shortest.V90_L.f_ofset=20;
 8008a34:	4b07      	ldr	r3, [pc, #28]	; (8008a54 <input_parameter+0xa8c>)
 8008a36:	4a10      	ldr	r2, [pc, #64]	; (8008a78 <input_parameter+0xab0>)
 8008a38:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
speed1000_shortest.V90_L.e_ofset=60;
 8008a3c:	4b05      	ldr	r3, [pc, #20]	; (8008a54 <input_parameter+0xa8c>)
 8008a3e:	4a06      	ldr	r2, [pc, #24]	; (8008a58 <input_parameter+0xa90>)
 8008a40:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134




}
 8008a44:	bf00      	nop
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
 8008a4e:	bf00      	nop
 8008a50:	41f00000 	.word	0x41f00000
 8008a54:	20000e10 	.word	0x20000e10
 8008a58:	42700000 	.word	0x42700000
 8008a5c:	447a0000 	.word	0x447a0000
 8008a60:	43c80000 	.word	0x43c80000
 8008a64:	463b8000 	.word	0x463b8000
 8008a68:	43fa0000 	.word	0x43fa0000
 8008a6c:	461c4000 	.word	0x461c4000
 8008a70:	428c0000 	.word	0x428c0000
 8008a74:	443b8000 	.word	0x443b8000
 8008a78:	41a00000 	.word	0x41a00000
 8008a7c:	442a0000 	.word	0x442a0000
 8008a80:	465ac000 	.word	0x465ac000
 8008a84:	42480000 	.word	0x42480000
 8008a88:	44408000 	.word	0x44408000
 8008a8c:	42b40000 	.word	0x42b40000
 8008a90:	446d8000 	.word	0x446d8000
 8008a94:	468ca000 	.word	0x468ca000

08008a98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008a9c:	4b14      	ldr	r3, [pc, #80]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008a9e:	4a15      	ldr	r2, [pc, #84]	; (8008af4 <MX_USART2_UART_Init+0x5c>)
 8008aa0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008aa2:	4b13      	ldr	r3, [pc, #76]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008aa4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008aa8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8008aaa:	4b11      	ldr	r3, [pc, #68]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008ab0:	4b0f      	ldr	r3, [pc, #60]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8008ab6:	4b0e      	ldr	r3, [pc, #56]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008ab8:	2200      	movs	r2, #0
 8008aba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008abc:	4b0c      	ldr	r3, [pc, #48]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008abe:	220c      	movs	r2, #12
 8008ac0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008ac2:	4b0b      	ldr	r3, [pc, #44]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8008ac8:	4b09      	ldr	r3, [pc, #36]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008aca:	2200      	movs	r2, #0
 8008acc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008ace:	4b08      	ldr	r3, [pc, #32]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008ad4:	4b06      	ldr	r3, [pc, #24]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008ada:	4805      	ldr	r0, [pc, #20]	; (8008af0 <MX_USART2_UART_Init+0x58>)
 8008adc:	f004 ff74 	bl	800d9c8 <HAL_UART_Init>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8008ae6:	f7fb fbe2 	bl	80042ae <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008aea:	bf00      	nop
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	200013b4 	.word	0x200013b4
 8008af4:	40004400 	.word	0x40004400

08008af8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b09e      	sub	sp, #120	; 0x78
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b00:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008b04:	2200      	movs	r2, #0
 8008b06:	601a      	str	r2, [r3, #0]
 8008b08:	605a      	str	r2, [r3, #4]
 8008b0a:	609a      	str	r2, [r3, #8]
 8008b0c:	60da      	str	r2, [r3, #12]
 8008b0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008b10:	f107 0310 	add.w	r3, r7, #16
 8008b14:	2254      	movs	r2, #84	; 0x54
 8008b16:	2100      	movs	r1, #0
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f005 fc05 	bl	800e328 <memset>
  if(uartHandle->Instance==USART2)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a28      	ldr	r2, [pc, #160]	; (8008bc4 <HAL_UART_MspInit+0xcc>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d148      	bne.n	8008bba <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8008b28:	2302      	movs	r3, #2
 8008b2a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008b30:	f107 0310 	add.w	r3, r7, #16
 8008b34:	4618      	mov	r0, r3
 8008b36:	f003 fb8f 	bl	800c258 <HAL_RCCEx_PeriphCLKConfig>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008b40:	f7fb fbb5 	bl	80042ae <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008b44:	4b20      	ldr	r3, [pc, #128]	; (8008bc8 <HAL_UART_MspInit+0xd0>)
 8008b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b48:	4a1f      	ldr	r2, [pc, #124]	; (8008bc8 <HAL_UART_MspInit+0xd0>)
 8008b4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008b4e:	6593      	str	r3, [r2, #88]	; 0x58
 8008b50:	4b1d      	ldr	r3, [pc, #116]	; (8008bc8 <HAL_UART_MspInit+0xd0>)
 8008b52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b58:	60fb      	str	r3, [r7, #12]
 8008b5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b5c:	4b1a      	ldr	r3, [pc, #104]	; (8008bc8 <HAL_UART_MspInit+0xd0>)
 8008b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b60:	4a19      	ldr	r2, [pc, #100]	; (8008bc8 <HAL_UART_MspInit+0xd0>)
 8008b62:	f043 0301 	orr.w	r3, r3, #1
 8008b66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008b68:	4b17      	ldr	r3, [pc, #92]	; (8008bc8 <HAL_UART_MspInit+0xd0>)
 8008b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b6c:	f003 0301 	and.w	r3, r3, #1
 8008b70:	60bb      	str	r3, [r7, #8]
 8008b72:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8008b74:	2304      	movs	r3, #4
 8008b76:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b78:	2302      	movs	r3, #2
 8008b7a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b80:	2303      	movs	r3, #3
 8008b82:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008b84:	2307      	movs	r3, #7
 8008b86:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8008b88:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b92:	f001 ffa1 	bl	800aad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8008b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b9a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b9c:	2302      	movs	r3, #2
 8008b9e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ba4:	2303      	movs	r3, #3
 8008ba6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8008bac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008bb6:	f001 ff8f 	bl	800aad8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8008bba:	bf00      	nop
 8008bbc:	3778      	adds	r7, #120	; 0x78
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	40004400 	.word	0x40004400
 8008bc8:	40021000 	.word	0x40021000

08008bcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8008bcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008c04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008bd0:	f7fe ff48 	bl	8007a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008bd4:	480c      	ldr	r0, [pc, #48]	; (8008c08 <LoopForever+0x6>)
  ldr r1, =_edata
 8008bd6:	490d      	ldr	r1, [pc, #52]	; (8008c0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8008bd8:	4a0d      	ldr	r2, [pc, #52]	; (8008c10 <LoopForever+0xe>)
  movs r3, #0
 8008bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008bdc:	e002      	b.n	8008be4 <LoopCopyDataInit>

08008bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008be2:	3304      	adds	r3, #4

08008be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008be8:	d3f9      	bcc.n	8008bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008bea:	4a0a      	ldr	r2, [pc, #40]	; (8008c14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008bec:	4c0a      	ldr	r4, [pc, #40]	; (8008c18 <LoopForever+0x16>)
  movs r3, #0
 8008bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008bf0:	e001      	b.n	8008bf6 <LoopFillZerobss>

08008bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008bf4:	3204      	adds	r2, #4

08008bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008bf8:	d3fb      	bcc.n	8008bf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008bfa:	f005 fb63 	bl	800e2c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008bfe:	f7fb fa83 	bl	8004108 <main>

08008c02 <LoopForever>:

LoopForever:
    b LoopForever
 8008c02:	e7fe      	b.n	8008c02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8008c04:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8008c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008c0c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8008c10:	08011a54 	.word	0x08011a54
  ldr r2, =_sbss
 8008c14:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8008c18:	2000144c 	.word	0x2000144c

08008c1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008c1c:	e7fe      	b.n	8008c1c <ADC1_IRQHandler>

08008c1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b082      	sub	sp, #8
 8008c22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008c24:	2300      	movs	r3, #0
 8008c26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008c28:	2003      	movs	r0, #3
 8008c2a:	f001 fcdd 	bl	800a5e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008c2e:	2000      	movs	r0, #0
 8008c30:	f000 f80e 	bl	8008c50 <HAL_InitTick>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d002      	beq.n	8008c40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	71fb      	strb	r3, [r7, #7]
 8008c3e:	e001      	b.n	8008c44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008c40:	f7fe fdc2 	bl	80077c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008c44:	79fb      	ldrb	r3, [r7, #7]
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
	...

08008c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8008c5c:	4b17      	ldr	r3, [pc, #92]	; (8008cbc <HAL_InitTick+0x6c>)
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d023      	beq.n	8008cac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008c64:	4b16      	ldr	r3, [pc, #88]	; (8008cc0 <HAL_InitTick+0x70>)
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	4b14      	ldr	r3, [pc, #80]	; (8008cbc <HAL_InitTick+0x6c>)
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f001 fce9 	bl	800a652 <HAL_SYSTICK_Config>
 8008c80:	4603      	mov	r3, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d10f      	bne.n	8008ca6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2b0f      	cmp	r3, #15
 8008c8a:	d809      	bhi.n	8008ca0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	6879      	ldr	r1, [r7, #4]
 8008c90:	f04f 30ff 	mov.w	r0, #4294967295
 8008c94:	f001 fcb3 	bl	800a5fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008c98:	4a0a      	ldr	r2, [pc, #40]	; (8008cc4 <HAL_InitTick+0x74>)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6013      	str	r3, [r2, #0]
 8008c9e:	e007      	b.n	8008cb0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	73fb      	strb	r3, [r7, #15]
 8008ca4:	e004      	b.n	8008cb0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	73fb      	strb	r3, [r7, #15]
 8008caa:	e001      	b.n	8008cb0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop
 8008cbc:	20000008 	.word	0x20000008
 8008cc0:	20000000 	.word	0x20000000
 8008cc4:	20000004 	.word	0x20000004

08008cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008ccc:	4b06      	ldr	r3, [pc, #24]	; (8008ce8 <HAL_IncTick+0x20>)
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	4b06      	ldr	r3, [pc, #24]	; (8008cec <HAL_IncTick+0x24>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	4a04      	ldr	r2, [pc, #16]	; (8008cec <HAL_IncTick+0x24>)
 8008cda:	6013      	str	r3, [r2, #0]
}
 8008cdc:	bf00      	nop
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	20000008 	.word	0x20000008
 8008cec:	20001438 	.word	0x20001438

08008cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8008cf4:	4b03      	ldr	r3, [pc, #12]	; (8008d04 <HAL_GetTick+0x14>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d00:	4770      	bx	lr
 8008d02:	bf00      	nop
 8008d04:	20001438 	.word	0x20001438

08008d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008d10:	f7ff ffee 	bl	8008cf0 <HAL_GetTick>
 8008d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d20:	d005      	beq.n	8008d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8008d22:	4b0a      	ldr	r3, [pc, #40]	; (8008d4c <HAL_Delay+0x44>)
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	461a      	mov	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008d2e:	bf00      	nop
 8008d30:	f7ff ffde 	bl	8008cf0 <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	68fa      	ldr	r2, [r7, #12]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d8f7      	bhi.n	8008d30 <HAL_Delay+0x28>
  {
  }
}
 8008d40:	bf00      	nop
 8008d42:	bf00      	nop
 8008d44:	3710      	adds	r7, #16
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	20000008 	.word	0x20000008

08008d50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	431a      	orrs	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	609a      	str	r2, [r3, #8]
}
 8008d6a:	bf00      	nop
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b083      	sub	sp, #12
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	431a      	orrs	r2, r3
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	609a      	str	r2, [r3, #8]
}
 8008d90:	bf00      	nop
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b087      	sub	sp, #28
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
 8008dc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	3360      	adds	r3, #96	; 0x60
 8008dca:	461a      	mov	r2, r3
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	009b      	lsls	r3, r3, #2
 8008dd0:	4413      	add	r3, r2
 8008dd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	4b08      	ldr	r3, [pc, #32]	; (8008dfc <LL_ADC_SetOffset+0x44>)
 8008dda:	4013      	ands	r3, r2
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	430a      	orrs	r2, r1
 8008de6:	4313      	orrs	r3, r2
 8008de8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008df0:	bf00      	nop
 8008df2:	371c      	adds	r7, #28
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	03fff000 	.word	0x03fff000

08008e00 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b085      	sub	sp, #20
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	3360      	adds	r3, #96	; 0x60
 8008e0e:	461a      	mov	r2, r3
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	009b      	lsls	r3, r3, #2
 8008e14:	4413      	add	r3, r2
 8008e16:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3714      	adds	r7, #20
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b087      	sub	sp, #28
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	3360      	adds	r3, #96	; 0x60
 8008e3c:	461a      	mov	r2, r3
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	4413      	add	r3, r2
 8008e44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	431a      	orrs	r2, r3
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008e56:	bf00      	nop
 8008e58:	371c      	adds	r7, #28
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr

08008e62 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8008e62:	b480      	push	{r7}
 8008e64:	b083      	sub	sp, #12
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d101      	bne.n	8008e7a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008e76:	2301      	movs	r3, #1
 8008e78:	e000      	b.n	8008e7c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b087      	sub	sp, #28
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	3330      	adds	r3, #48	; 0x30
 8008e98:	461a      	mov	r2, r3
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	0a1b      	lsrs	r3, r3, #8
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	f003 030c 	and.w	r3, r3, #12
 8008ea4:	4413      	add	r3, r2
 8008ea6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	f003 031f 	and.w	r3, r3, #31
 8008eb2:	211f      	movs	r1, #31
 8008eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8008eb8:	43db      	mvns	r3, r3
 8008eba:	401a      	ands	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	0e9b      	lsrs	r3, r3, #26
 8008ec0:	f003 011f 	and.w	r1, r3, #31
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	f003 031f 	and.w	r3, r3, #31
 8008eca:	fa01 f303 	lsl.w	r3, r1, r3
 8008ece:	431a      	orrs	r2, r3
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008ed4:	bf00      	nop
 8008ed6:	371c      	adds	r7, #28
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b087      	sub	sp, #28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	3314      	adds	r3, #20
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	0e5b      	lsrs	r3, r3, #25
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	f003 0304 	and.w	r3, r3, #4
 8008efc:	4413      	add	r3, r2
 8008efe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	0d1b      	lsrs	r3, r3, #20
 8008f08:	f003 031f 	and.w	r3, r3, #31
 8008f0c:	2107      	movs	r1, #7
 8008f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f12:	43db      	mvns	r3, r3
 8008f14:	401a      	ands	r2, r3
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	0d1b      	lsrs	r3, r3, #20
 8008f1a:	f003 031f 	and.w	r3, r3, #31
 8008f1e:	6879      	ldr	r1, [r7, #4]
 8008f20:	fa01 f303 	lsl.w	r3, r1, r3
 8008f24:	431a      	orrs	r2, r3
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008f2a:	bf00      	nop
 8008f2c:	371c      	adds	r7, #28
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
	...

08008f38 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f50:	43db      	mvns	r3, r3
 8008f52:	401a      	ands	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f003 0318 	and.w	r3, r3, #24
 8008f5a:	4908      	ldr	r1, [pc, #32]	; (8008f7c <LL_ADC_SetChannelSingleDiff+0x44>)
 8008f5c:	40d9      	lsrs	r1, r3
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	400b      	ands	r3, r1
 8008f62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f66:	431a      	orrs	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008f6e:	bf00      	nop
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	0007ffff 	.word	0x0007ffff

08008f80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008f90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	6093      	str	r3, [r2, #8]
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008fb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008fb8:	d101      	bne.n	8008fbe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e000      	b.n	8008fc0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008fbe:	2300      	movs	r3, #0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008fdc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008fe0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008fe8:	bf00      	nop
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009004:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009008:	d101      	bne.n	800900e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800902c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009030:	f043 0201 	orr.w	r2, r3, #1
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009038:	bf00      	nop
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009054:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009058:	f043 0202 	orr.w	r2, r3, #2
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f003 0301 	and.w	r3, r3, #1
 800907c:	2b01      	cmp	r3, #1
 800907e:	d101      	bne.n	8009084 <LL_ADC_IsEnabled+0x18>
 8009080:	2301      	movs	r3, #1
 8009082:	e000      	b.n	8009086 <LL_ADC_IsEnabled+0x1a>
 8009084:	2300      	movs	r3, #0
}
 8009086:	4618      	mov	r0, r3
 8009088:	370c      	adds	r7, #12
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr

08009092 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8009092:	b480      	push	{r7}
 8009094:	b083      	sub	sp, #12
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 0302 	and.w	r3, r3, #2
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d101      	bne.n	80090aa <LL_ADC_IsDisableOngoing+0x18>
 80090a6:	2301      	movs	r3, #1
 80090a8:	e000      	b.n	80090ac <LL_ADC_IsDisableOngoing+0x1a>
 80090aa:	2300      	movs	r3, #0
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80090c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80090cc:	f043 0204 	orr.w	r2, r3, #4
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80090f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80090f4:	f043 0210 	orr.w	r2, r3, #16
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	f003 0304 	and.w	r3, r3, #4
 8009118:	2b04      	cmp	r3, #4
 800911a:	d101      	bne.n	8009120 <LL_ADC_REG_IsConversionOngoing+0x18>
 800911c:	2301      	movs	r3, #1
 800911e:	e000      	b.n	8009122 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	370c      	adds	r7, #12
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr

0800912e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800912e:	b480      	push	{r7}
 8009130:	b083      	sub	sp, #12
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800913e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009142:	f043 0220 	orr.w	r2, r3, #32
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800914a:	bf00      	nop
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr

08009156 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009156:	b480      	push	{r7}
 8009158:	b083      	sub	sp, #12
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f003 0308 	and.w	r3, r3, #8
 8009166:	2b08      	cmp	r3, #8
 8009168:	d101      	bne.n	800916e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800916a:	2301      	movs	r3, #1
 800916c:	e000      	b.n	8009170 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr

0800917c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b088      	sub	sp, #32
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009184:	2300      	movs	r3, #0
 8009186:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009188:	2300      	movs	r3, #0
 800918a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d101      	bne.n	8009196 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	e12c      	b.n	80093f0 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d109      	bne.n	80091b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f7fa fdbd 	bl	8003d24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2200      	movs	r2, #0
 80091ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4618      	mov	r0, r3
 80091be:	f7ff fef1 	bl	8008fa4 <LL_ADC_IsDeepPowerDownEnabled>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d004      	beq.n	80091d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7ff fed7 	bl	8008f80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7ff ff0c 	bl	8008ff4 <LL_ADC_IsInternalRegulatorEnabled>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d115      	bne.n	800920e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7ff fef0 	bl	8008fcc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80091ec:	4b82      	ldr	r3, [pc, #520]	; (80093f8 <HAL_ADC_Init+0x27c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	099b      	lsrs	r3, r3, #6
 80091f2:	4a82      	ldr	r2, [pc, #520]	; (80093fc <HAL_ADC_Init+0x280>)
 80091f4:	fba2 2303 	umull	r2, r3, r2, r3
 80091f8:	099b      	lsrs	r3, r3, #6
 80091fa:	3301      	adds	r3, #1
 80091fc:	005b      	lsls	r3, r3, #1
 80091fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009200:	e002      	b.n	8009208 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	3b01      	subs	r3, #1
 8009206:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1f9      	bne.n	8009202 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4618      	mov	r0, r3
 8009214:	f7ff feee 	bl	8008ff4 <LL_ADC_IsInternalRegulatorEnabled>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d10d      	bne.n	800923a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009222:	f043 0210 	orr.w	r2, r3, #16
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800922e:	f043 0201 	orr.w	r2, r3, #1
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8009236:	2301      	movs	r3, #1
 8009238:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4618      	mov	r0, r3
 8009240:	f7ff ff62 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 8009244:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800924a:	f003 0310 	and.w	r3, r3, #16
 800924e:	2b00      	cmp	r3, #0
 8009250:	f040 80c5 	bne.w	80093de <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	2b00      	cmp	r3, #0
 8009258:	f040 80c1 	bne.w	80093de <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009260:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8009264:	f043 0202 	orr.w	r2, r3, #2
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4618      	mov	r0, r3
 8009272:	f7ff fefb 	bl	800906c <LL_ADC_IsEnabled>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10b      	bne.n	8009294 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800927c:	4860      	ldr	r0, [pc, #384]	; (8009400 <HAL_ADC_Init+0x284>)
 800927e:	f7ff fef5 	bl	800906c <LL_ADC_IsEnabled>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d105      	bne.n	8009294 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	4619      	mov	r1, r3
 800928e:	485d      	ldr	r0, [pc, #372]	; (8009404 <HAL_ADC_Init+0x288>)
 8009290:	f7ff fd5e 	bl	8008d50 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	7e5b      	ldrb	r3, [r3, #25]
 8009298:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800929e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80092a4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80092aa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80092b2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80092b4:	4313      	orrs	r3, r2
 80092b6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80092be:	2b01      	cmp	r3, #1
 80092c0:	d106      	bne.n	80092d0 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c6:	3b01      	subs	r3, #1
 80092c8:	045b      	lsls	r3, r3, #17
 80092ca:	69ba      	ldr	r2, [r7, #24]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d009      	beq.n	80092ec <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092dc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	4313      	orrs	r3, r2
 80092ea:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	68da      	ldr	r2, [r3, #12]
 80092f2:	4b45      	ldr	r3, [pc, #276]	; (8009408 <HAL_ADC_Init+0x28c>)
 80092f4:	4013      	ands	r3, r2
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	6812      	ldr	r2, [r2, #0]
 80092fa:	69b9      	ldr	r1, [r7, #24]
 80092fc:	430b      	orrs	r3, r1
 80092fe:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4618      	mov	r0, r3
 8009306:	f7ff feff 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 800930a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4618      	mov	r0, r3
 8009312:	f7ff ff20 	bl	8009156 <LL_ADC_INJ_IsConversionOngoing>
 8009316:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d13d      	bne.n	800939a <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d13a      	bne.n	800939a <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009328:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009330:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8009332:	4313      	orrs	r3, r2
 8009334:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	68db      	ldr	r3, [r3, #12]
 800933c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009340:	f023 0302 	bic.w	r3, r3, #2
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	6812      	ldr	r2, [r2, #0]
 8009348:	69b9      	ldr	r1, [r7, #24]
 800934a:	430b      	orrs	r3, r1
 800934c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009354:	2b01      	cmp	r3, #1
 8009356:	d118      	bne.n	800938a <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009362:	f023 0304 	bic.w	r3, r3, #4
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800936e:	4311      	orrs	r1, r2
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009374:	4311      	orrs	r1, r2
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800937a:	430a      	orrs	r2, r1
 800937c:	431a      	orrs	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f042 0201 	orr.w	r2, r2, #1
 8009386:	611a      	str	r2, [r3, #16]
 8009388:	e007      	b.n	800939a <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	691a      	ldr	r2, [r3, #16]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f022 0201 	bic.w	r2, r2, #1
 8009398:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	691b      	ldr	r3, [r3, #16]
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d10c      	bne.n	80093bc <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a8:	f023 010f 	bic.w	r1, r3, #15
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	69db      	ldr	r3, [r3, #28]
 80093b0:	1e5a      	subs	r2, r3, #1
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	430a      	orrs	r2, r1
 80093b8:	631a      	str	r2, [r3, #48]	; 0x30
 80093ba:	e007      	b.n	80093cc <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f022 020f 	bic.w	r2, r2, #15
 80093ca:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093d0:	f023 0303 	bic.w	r3, r3, #3
 80093d4:	f043 0201 	orr.w	r2, r3, #1
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	655a      	str	r2, [r3, #84]	; 0x54
 80093dc:	e007      	b.n	80093ee <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093e2:	f043 0210 	orr.w	r2, r3, #16
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80093ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3720      	adds	r7, #32
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	20000000 	.word	0x20000000
 80093fc:	053e2d63 	.word	0x053e2d63
 8009400:	50040000 	.word	0x50040000
 8009404:	50040300 	.word	0x50040300
 8009408:	fff0c007 	.word	0xfff0c007

0800940c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4618      	mov	r0, r3
 800941a:	f7ff fe75 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d14f      	bne.n	80094c4 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800942a:	2b01      	cmp	r3, #1
 800942c:	d101      	bne.n	8009432 <HAL_ADC_Start+0x26>
 800942e:	2302      	movs	r3, #2
 8009430:	e04b      	b.n	80094ca <HAL_ADC_Start+0xbe>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 feae 	bl	800a19c <ADC_Enable>
 8009440:	4603      	mov	r3, r0
 8009442:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009444:	7bfb      	ldrb	r3, [r7, #15]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d137      	bne.n	80094ba <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800944e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009452:	f023 0301 	bic.w	r3, r3, #1
 8009456:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009462:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800946a:	d106      	bne.n	800947a <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009470:	f023 0206 	bic.w	r2, r3, #6
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	659a      	str	r2, [r3, #88]	; 0x58
 8009478:	e002      	b.n	8009480 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	221c      	movs	r2, #28
 8009486:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800949a:	2b00      	cmp	r3, #0
 800949c:	d007      	beq.n	80094ae <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80094a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7ff fe00 	bl	80090b8 <LL_ADC_REG_StartConversion>
 80094b8:	e006      	b.n	80094c8 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80094c2:	e001      	b.n	80094c8 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80094c4:	2302      	movs	r3, #2
 80094c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80094c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}

080094d2 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80094d2:	b580      	push	{r7, lr}
 80094d4:	b084      	sub	sp, #16
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d101      	bne.n	80094e8 <HAL_ADC_Stop+0x16>
 80094e4:	2302      	movs	r3, #2
 80094e6:	e023      	b.n	8009530 <HAL_ADC_Stop+0x5e>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2201      	movs	r2, #1
 80094ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80094f0:	2103      	movs	r1, #3
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fd96 	bl	800a024 <ADC_ConversionStop>
 80094f8:	4603      	mov	r3, r0
 80094fa:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80094fc:	7bfb      	ldrb	r3, [r7, #15]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d111      	bne.n	8009526 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 feac 	bl	800a260 <ADC_Disable>
 8009508:	4603      	mov	r3, r0
 800950a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800950c:	7bfb      	ldrb	r3, [r7, #15]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d109      	bne.n	8009526 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009516:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800951a:	f023 0301 	bic.w	r3, r3, #1
 800951e:	f043 0201 	orr.w	r2, r3, #1
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800952e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b086      	sub	sp, #24
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	695b      	ldr	r3, [r3, #20]
 8009546:	2b08      	cmp	r3, #8
 8009548:	d102      	bne.n	8009550 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800954a:	2308      	movs	r3, #8
 800954c:	617b      	str	r3, [r7, #20]
 800954e:	e010      	b.n	8009572 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	f003 0301 	and.w	r3, r3, #1
 800955a:	2b00      	cmp	r3, #0
 800955c:	d007      	beq.n	800956e <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009562:	f043 0220 	orr.w	r2, r3, #32
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 800956a:	2301      	movs	r3, #1
 800956c:	e06f      	b.n	800964e <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800956e:	2304      	movs	r3, #4
 8009570:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8009572:	f7ff fbbd 	bl	8008cf0 <HAL_GetTick>
 8009576:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009578:	e021      	b.n	80095be <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009580:	d01d      	beq.n	80095be <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8009582:	f7ff fbb5 	bl	8008cf0 <HAL_GetTick>
 8009586:	4602      	mov	r2, r0
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	1ad3      	subs	r3, r2, r3
 800958c:	683a      	ldr	r2, [r7, #0]
 800958e:	429a      	cmp	r2, r3
 8009590:	d302      	bcc.n	8009598 <HAL_ADC_PollForConversion+0x60>
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d112      	bne.n	80095be <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	4013      	ands	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10b      	bne.n	80095be <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095aa:	f043 0204 	orr.w	r2, r3, #4
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e047      	b.n	800964e <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	4013      	ands	r3, r2
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d0d6      	beq.n	800957a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4618      	mov	r0, r3
 80095de:	f7ff fc40 	bl	8008e62 <LL_ADC_REG_IsTriggerSourceSWStart>
 80095e2:	4603      	mov	r3, r0
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d01c      	beq.n	8009622 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	7e5b      	ldrb	r3, [r3, #25]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d118      	bne.n	8009622 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f003 0308 	and.w	r3, r3, #8
 80095fa:	2b08      	cmp	r3, #8
 80095fc:	d111      	bne.n	8009622 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009602:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800960e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009612:	2b00      	cmp	r3, #0
 8009614:	d105      	bne.n	8009622 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800961a:	f043 0201 	orr.w	r2, r3, #1
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2b08      	cmp	r3, #8
 800962e:	d104      	bne.n	800963a <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2208      	movs	r2, #8
 8009636:	601a      	str	r2, [r3, #0]
 8009638:	e008      	b.n	800964c <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009640:	2b00      	cmp	r3, #0
 8009642:	d103      	bne.n	800964c <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	220c      	movs	r2, #12
 800964a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
	...

08009658 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4618      	mov	r0, r3
 800966a:	f7ff fd4d 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d167      	bne.n	8009744 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800967a:	2b01      	cmp	r3, #1
 800967c:	d101      	bne.n	8009682 <HAL_ADC_Start_DMA+0x2a>
 800967e:	2302      	movs	r3, #2
 8009680:	e063      	b.n	800974a <HAL_ADC_Start_DMA+0xf2>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f000 fd86 	bl	800a19c <ADC_Enable>
 8009690:	4603      	mov	r3, r0
 8009692:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8009694:	7dfb      	ldrb	r3, [r7, #23]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d14f      	bne.n	800973a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800969e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80096a2:	f023 0301 	bic.w	r3, r3, #1
 80096a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d006      	beq.n	80096c8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096be:	f023 0206 	bic.w	r2, r3, #6
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	659a      	str	r2, [r3, #88]	; 0x58
 80096c6:	e002      	b.n	80096ce <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096d2:	4a20      	ldr	r2, [pc, #128]	; (8009754 <HAL_ADC_Start_DMA+0xfc>)
 80096d4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096da:	4a1f      	ldr	r2, [pc, #124]	; (8009758 <HAL_ADC_Start_DMA+0x100>)
 80096dc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096e2:	4a1e      	ldr	r2, [pc, #120]	; (800975c <HAL_ADC_Start_DMA+0x104>)
 80096e4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	221c      	movs	r2, #28
 80096ec:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	685a      	ldr	r2, [r3, #4]
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f042 0210 	orr.w	r2, r2, #16
 8009704:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68da      	ldr	r2, [r3, #12]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f042 0201 	orr.w	r2, r2, #1
 8009714:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	3340      	adds	r3, #64	; 0x40
 8009720:	4619      	mov	r1, r3
 8009722:	68ba      	ldr	r2, [r7, #8]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f001 f859 	bl	800a7dc <HAL_DMA_Start_IT>
 800972a:	4603      	mov	r3, r0
 800972c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4618      	mov	r0, r3
 8009734:	f7ff fcc0 	bl	80090b8 <LL_ADC_REG_StartConversion>
 8009738:	e006      	b.n	8009748 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8009742:	e001      	b.n	8009748 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009744:	2302      	movs	r3, #2
 8009746:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009748:	7dfb      	ldrb	r3, [r7, #23]
}
 800974a:	4618      	mov	r0, r3
 800974c:	3718      	adds	r7, #24
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	0800a31f 	.word	0x0800a31f
 8009758:	0800a3f7 	.word	0x0800a3f7
 800975c:	0800a413 	.word	0x0800a413

08009760 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800976e:	2b01      	cmp	r3, #1
 8009770:	d101      	bne.n	8009776 <HAL_ADC_Stop_DMA+0x16>
 8009772:	2302      	movs	r3, #2
 8009774:	e051      	b.n	800981a <HAL_ADC_Stop_DMA+0xba>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800977e:	2103      	movs	r1, #3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 fc4f 	bl	800a024 <ADC_ConversionStop>
 8009786:	4603      	mov	r3, r0
 8009788:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800978a:	7bfb      	ldrb	r3, [r7, #15]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d13f      	bne.n	8009810 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	68da      	ldr	r2, [r3, #12]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f022 0201 	bic.w	r2, r2, #1
 800979e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097a4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	2b02      	cmp	r3, #2
 80097ac:	d10f      	bne.n	80097ce <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097b2:	4618      	mov	r0, r3
 80097b4:	f001 f872 	bl	800a89c <HAL_DMA_Abort>
 80097b8:	4603      	mov	r3, r0
 80097ba:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d005      	beq.n	80097ce <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	685a      	ldr	r2, [r3, #4]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f022 0210 	bic.w	r2, r2, #16
 80097dc:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80097de:	7bfb      	ldrb	r3, [r7, #15]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d105      	bne.n	80097f0 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f000 fd3b 	bl	800a260 <ADC_Disable>
 80097ea:	4603      	mov	r3, r0
 80097ec:	73fb      	strb	r3, [r7, #15]
 80097ee:	e002      	b.n	80097f6 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f000 fd35 	bl	800a260 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d109      	bne.n	8009810 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009800:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009804:	f023 0301 	bic.w	r3, r3, #1
 8009808:	f043 0201 	orr.w	r2, r3, #1
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8009818:	7bfb      	ldrb	r3, [r7, #15]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8009822:	b480      	push	{r7}
 8009824:	b083      	sub	sp, #12
 8009826:	af00      	add	r7, sp, #0
 8009828:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8009830:	4618      	mov	r0, r3
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009858:	bf00      	nop
 800985a:	370c      	adds	r7, #12
 800985c:	46bd      	mov	sp, r7
 800985e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009862:	4770      	bx	lr

08009864 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b0b6      	sub	sp, #216	; 0xd8
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800986e:	2300      	movs	r3, #0
 8009870:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009874:	2300      	movs	r3, #0
 8009876:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800987e:	2b01      	cmp	r3, #1
 8009880:	d101      	bne.n	8009886 <HAL_ADC_ConfigChannel+0x22>
 8009882:	2302      	movs	r3, #2
 8009884:	e3b9      	b.n	8009ffa <HAL_ADC_ConfigChannel+0x796>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4618      	mov	r0, r3
 8009894:	f7ff fc38 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	f040 839e 	bne.w	8009fdc <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	2b05      	cmp	r3, #5
 80098a6:	d824      	bhi.n	80098f2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	3b02      	subs	r3, #2
 80098ae:	2b03      	cmp	r3, #3
 80098b0:	d81b      	bhi.n	80098ea <HAL_ADC_ConfigChannel+0x86>
 80098b2:	a201      	add	r2, pc, #4	; (adr r2, 80098b8 <HAL_ADC_ConfigChannel+0x54>)
 80098b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098b8:	080098c9 	.word	0x080098c9
 80098bc:	080098d1 	.word	0x080098d1
 80098c0:	080098d9 	.word	0x080098d9
 80098c4:	080098e1 	.word	0x080098e1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	220c      	movs	r2, #12
 80098cc:	605a      	str	r2, [r3, #4]
          break;
 80098ce:	e011      	b.n	80098f4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	2212      	movs	r2, #18
 80098d4:	605a      	str	r2, [r3, #4]
          break;
 80098d6:	e00d      	b.n	80098f4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	2218      	movs	r2, #24
 80098dc:	605a      	str	r2, [r3, #4]
          break;
 80098de:	e009      	b.n	80098f4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098e6:	605a      	str	r2, [r3, #4]
          break;
 80098e8:	e004      	b.n	80098f4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	2206      	movs	r2, #6
 80098ee:	605a      	str	r2, [r3, #4]
          break;
 80098f0:	e000      	b.n	80098f4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80098f2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6818      	ldr	r0, [r3, #0]
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	6859      	ldr	r1, [r3, #4]
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	461a      	mov	r2, r3
 8009902:	f7ff fac1 	bl	8008e88 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4618      	mov	r0, r3
 800990c:	f7ff fbfc 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 8009910:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4618      	mov	r0, r3
 800991a:	f7ff fc1c 	bl	8009156 <LL_ADC_INJ_IsConversionOngoing>
 800991e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009922:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009926:	2b00      	cmp	r3, #0
 8009928:	f040 81a6 	bne.w	8009c78 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800992c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009930:	2b00      	cmp	r3, #0
 8009932:	f040 81a1 	bne.w	8009c78 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6818      	ldr	r0, [r3, #0]
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	6819      	ldr	r1, [r3, #0]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	461a      	mov	r2, r3
 8009944:	f7ff facc 	bl	8008ee0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	695a      	ldr	r2, [r3, #20]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	68db      	ldr	r3, [r3, #12]
 8009952:	08db      	lsrs	r3, r3, #3
 8009954:	f003 0303 	and.w	r3, r3, #3
 8009958:	005b      	lsls	r3, r3, #1
 800995a:	fa02 f303 	lsl.w	r3, r2, r3
 800995e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	691b      	ldr	r3, [r3, #16]
 8009966:	2b04      	cmp	r3, #4
 8009968:	d00a      	beq.n	8009980 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6818      	ldr	r0, [r3, #0]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	6919      	ldr	r1, [r3, #16]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800997a:	f7ff fa1d 	bl	8008db8 <LL_ADC_SetOffset>
 800997e:	e17b      	b.n	8009c78 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	2100      	movs	r1, #0
 8009986:	4618      	mov	r0, r3
 8009988:	f7ff fa3a 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 800998c:	4603      	mov	r3, r0
 800998e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009992:	2b00      	cmp	r3, #0
 8009994:	d10a      	bne.n	80099ac <HAL_ADC_ConfigChannel+0x148>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2100      	movs	r1, #0
 800999c:	4618      	mov	r0, r3
 800999e:	f7ff fa2f 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 80099a2:	4603      	mov	r3, r0
 80099a4:	0e9b      	lsrs	r3, r3, #26
 80099a6:	f003 021f 	and.w	r2, r3, #31
 80099aa:	e01e      	b.n	80099ea <HAL_ADC_ConfigChannel+0x186>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2100      	movs	r1, #0
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7ff fa24 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 80099b8:	4603      	mov	r3, r0
 80099ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80099c2:	fa93 f3a3 	rbit	r3, r3
 80099c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80099ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80099d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80099da:	2320      	movs	r3, #32
 80099dc:	e004      	b.n	80099e8 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80099de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80099e2:	fab3 f383 	clz	r3, r3
 80099e6:	b2db      	uxtb	r3, r3
 80099e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d105      	bne.n	8009a02 <HAL_ADC_ConfigChannel+0x19e>
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	0e9b      	lsrs	r3, r3, #26
 80099fc:	f003 031f 	and.w	r3, r3, #31
 8009a00:	e018      	b.n	8009a34 <HAL_ADC_ConfigChannel+0x1d0>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009a0e:	fa93 f3a3 	rbit	r3, r3
 8009a12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8009a16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8009a1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d101      	bne.n	8009a2a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8009a26:	2320      	movs	r3, #32
 8009a28:	e004      	b.n	8009a34 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8009a2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009a2e:	fab3 f383 	clz	r3, r3
 8009a32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d106      	bne.n	8009a46 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	2100      	movs	r1, #0
 8009a40:	4618      	mov	r0, r3
 8009a42:	f7ff f9f3 	bl	8008e2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2101      	movs	r1, #1
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f7ff f9d7 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009a52:	4603      	mov	r3, r0
 8009a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d10a      	bne.n	8009a72 <HAL_ADC_ConfigChannel+0x20e>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2101      	movs	r1, #1
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7ff f9cc 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	0e9b      	lsrs	r3, r3, #26
 8009a6c:	f003 021f 	and.w	r2, r3, #31
 8009a70:	e01e      	b.n	8009ab0 <HAL_ADC_ConfigChannel+0x24c>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2101      	movs	r1, #1
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f7ff f9c1 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009a88:	fa93 f3a3 	rbit	r3, r3
 8009a8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8009a90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009a94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8009a98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d101      	bne.n	8009aa4 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8009aa0:	2320      	movs	r3, #32
 8009aa2:	e004      	b.n	8009aae <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8009aa4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009aa8:	fab3 f383 	clz	r3, r3
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d105      	bne.n	8009ac8 <HAL_ADC_ConfigChannel+0x264>
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	0e9b      	lsrs	r3, r3, #26
 8009ac2:	f003 031f 	and.w	r3, r3, #31
 8009ac6:	e018      	b.n	8009afa <HAL_ADC_ConfigChannel+0x296>
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ad0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009ad4:	fa93 f3a3 	rbit	r3, r3
 8009ad8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8009adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009ae0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8009ae4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d101      	bne.n	8009af0 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8009aec:	2320      	movs	r3, #32
 8009aee:	e004      	b.n	8009afa <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8009af0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009af4:	fab3 f383 	clz	r3, r3
 8009af8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d106      	bne.n	8009b0c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2200      	movs	r2, #0
 8009b04:	2101      	movs	r1, #1
 8009b06:	4618      	mov	r0, r3
 8009b08:	f7ff f990 	bl	8008e2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2102      	movs	r1, #2
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7ff f974 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d10a      	bne.n	8009b38 <HAL_ADC_ConfigChannel+0x2d4>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2102      	movs	r1, #2
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f7ff f969 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	0e9b      	lsrs	r3, r3, #26
 8009b32:	f003 021f 	and.w	r2, r3, #31
 8009b36:	e01e      	b.n	8009b76 <HAL_ADC_ConfigChannel+0x312>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2102      	movs	r1, #2
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7ff f95e 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009b44:	4603      	mov	r3, r0
 8009b46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b4e:	fa93 f3a3 	rbit	r3, r3
 8009b52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8009b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8009b5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d101      	bne.n	8009b6a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8009b66:	2320      	movs	r3, #32
 8009b68:	e004      	b.n	8009b74 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8009b6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009b6e:	fab3 f383 	clz	r3, r3
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d105      	bne.n	8009b8e <HAL_ADC_ConfigChannel+0x32a>
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	0e9b      	lsrs	r3, r3, #26
 8009b88:	f003 031f 	and.w	r3, r3, #31
 8009b8c:	e016      	b.n	8009bbc <HAL_ADC_ConfigChannel+0x358>
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009b9a:	fa93 f3a3 	rbit	r3, r3
 8009b9e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009ba0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009ba2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8009ba6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d101      	bne.n	8009bb2 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8009bae:	2320      	movs	r3, #32
 8009bb0:	e004      	b.n	8009bbc <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8009bb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009bb6:	fab3 f383 	clz	r3, r3
 8009bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d106      	bne.n	8009bce <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	2102      	movs	r1, #2
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f7ff f92f 	bl	8008e2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2103      	movs	r1, #3
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7ff f913 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10a      	bne.n	8009bfa <HAL_ADC_ConfigChannel+0x396>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2103      	movs	r1, #3
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7ff f908 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	0e9b      	lsrs	r3, r3, #26
 8009bf4:	f003 021f 	and.w	r2, r3, #31
 8009bf8:	e017      	b.n	8009c2a <HAL_ADC_ConfigChannel+0x3c6>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2103      	movs	r1, #3
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff f8fd 	bl	8008e00 <LL_ADC_GetOffsetChannel>
 8009c06:	4603      	mov	r3, r0
 8009c08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c0c:	fa93 f3a3 	rbit	r3, r3
 8009c10:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8009c12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009c14:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8009c16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d101      	bne.n	8009c20 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8009c1c:	2320      	movs	r3, #32
 8009c1e:	e003      	b.n	8009c28 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8009c20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c22:	fab3 f383 	clz	r3, r3
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d105      	bne.n	8009c42 <HAL_ADC_ConfigChannel+0x3de>
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	0e9b      	lsrs	r3, r3, #26
 8009c3c:	f003 031f 	and.w	r3, r3, #31
 8009c40:	e011      	b.n	8009c66 <HAL_ADC_ConfigChannel+0x402>
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009c4a:	fa93 f3a3 	rbit	r3, r3
 8009c4e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8009c50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c52:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8009c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8009c5a:	2320      	movs	r3, #32
 8009c5c:	e003      	b.n	8009c66 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8009c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c60:	fab3 f383 	clz	r3, r3
 8009c64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d106      	bne.n	8009c78 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	2103      	movs	r1, #3
 8009c72:	4618      	mov	r0, r3
 8009c74:	f7ff f8da 	bl	8008e2c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f7ff f9f5 	bl	800906c <LL_ADC_IsEnabled>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f040 813f 	bne.w	8009f08 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6818      	ldr	r0, [r3, #0]
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	6819      	ldr	r1, [r3, #0]
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	68db      	ldr	r3, [r3, #12]
 8009c96:	461a      	mov	r2, r3
 8009c98:	f7ff f94e 	bl	8008f38 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	68db      	ldr	r3, [r3, #12]
 8009ca0:	4a8e      	ldr	r2, [pc, #568]	; (8009edc <HAL_ADC_ConfigChannel+0x678>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	f040 8130 	bne.w	8009f08 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10b      	bne.n	8009cd0 <HAL_ADC_ConfigChannel+0x46c>
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	0e9b      	lsrs	r3, r3, #26
 8009cbe:	3301      	adds	r3, #1
 8009cc0:	f003 031f 	and.w	r3, r3, #31
 8009cc4:	2b09      	cmp	r3, #9
 8009cc6:	bf94      	ite	ls
 8009cc8:	2301      	movls	r3, #1
 8009cca:	2300      	movhi	r3, #0
 8009ccc:	b2db      	uxtb	r3, r3
 8009cce:	e019      	b.n	8009d04 <HAL_ADC_ConfigChannel+0x4a0>
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cd8:	fa93 f3a3 	rbit	r3, r3
 8009cdc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8009cde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009ce0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8009ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d101      	bne.n	8009cec <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8009ce8:	2320      	movs	r3, #32
 8009cea:	e003      	b.n	8009cf4 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8009cec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009cee:	fab3 f383 	clz	r3, r3
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	f003 031f 	and.w	r3, r3, #31
 8009cfa:	2b09      	cmp	r3, #9
 8009cfc:	bf94      	ite	ls
 8009cfe:	2301      	movls	r3, #1
 8009d00:	2300      	movhi	r3, #0
 8009d02:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d079      	beq.n	8009dfc <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d107      	bne.n	8009d24 <HAL_ADC_ConfigChannel+0x4c0>
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	0e9b      	lsrs	r3, r3, #26
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	069b      	lsls	r3, r3, #26
 8009d1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009d22:	e015      	b.n	8009d50 <HAL_ADC_ConfigChannel+0x4ec>
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d2c:	fa93 f3a3 	rbit	r3, r3
 8009d30:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d34:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8009d36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8009d3c:	2320      	movs	r3, #32
 8009d3e:	e003      	b.n	8009d48 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8009d40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009d42:	fab3 f383 	clz	r3, r3
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	3301      	adds	r3, #1
 8009d4a:	069b      	lsls	r3, r3, #26
 8009d4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d109      	bne.n	8009d70 <HAL_ADC_ConfigChannel+0x50c>
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	0e9b      	lsrs	r3, r3, #26
 8009d62:	3301      	adds	r3, #1
 8009d64:	f003 031f 	and.w	r3, r3, #31
 8009d68:	2101      	movs	r1, #1
 8009d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8009d6e:	e017      	b.n	8009da0 <HAL_ADC_ConfigChannel+0x53c>
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d78:	fa93 f3a3 	rbit	r3, r3
 8009d7c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8009d7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d80:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8009d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d101      	bne.n	8009d8c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8009d88:	2320      	movs	r3, #32
 8009d8a:	e003      	b.n	8009d94 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8009d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d8e:	fab3 f383 	clz	r3, r3
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	3301      	adds	r3, #1
 8009d96:	f003 031f 	and.w	r3, r3, #31
 8009d9a:	2101      	movs	r1, #1
 8009d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8009da0:	ea42 0103 	orr.w	r1, r2, r3
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10a      	bne.n	8009dc6 <HAL_ADC_ConfigChannel+0x562>
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	0e9b      	lsrs	r3, r3, #26
 8009db6:	3301      	adds	r3, #1
 8009db8:	f003 021f 	and.w	r2, r3, #31
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	005b      	lsls	r3, r3, #1
 8009dc0:	4413      	add	r3, r2
 8009dc2:	051b      	lsls	r3, r3, #20
 8009dc4:	e018      	b.n	8009df8 <HAL_ADC_ConfigChannel+0x594>
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dce:	fa93 f3a3 	rbit	r3, r3
 8009dd2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8009dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d101      	bne.n	8009de2 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8009dde:	2320      	movs	r3, #32
 8009de0:	e003      	b.n	8009dea <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8009de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009de4:	fab3 f383 	clz	r3, r3
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	3301      	adds	r3, #1
 8009dec:	f003 021f 	and.w	r2, r3, #31
 8009df0:	4613      	mov	r3, r2
 8009df2:	005b      	lsls	r3, r3, #1
 8009df4:	4413      	add	r3, r2
 8009df6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009df8:	430b      	orrs	r3, r1
 8009dfa:	e080      	b.n	8009efe <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d107      	bne.n	8009e18 <HAL_ADC_ConfigChannel+0x5b4>
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	0e9b      	lsrs	r3, r3, #26
 8009e0e:	3301      	adds	r3, #1
 8009e10:	069b      	lsls	r3, r3, #26
 8009e12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009e16:	e015      	b.n	8009e44 <HAL_ADC_ConfigChannel+0x5e0>
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e20:	fa93 f3a3 	rbit	r3, r3
 8009e24:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8009e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e28:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8009e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d101      	bne.n	8009e34 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8009e30:	2320      	movs	r3, #32
 8009e32:	e003      	b.n	8009e3c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8009e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e36:	fab3 f383 	clz	r3, r3
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	069b      	lsls	r3, r3, #26
 8009e40:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d109      	bne.n	8009e64 <HAL_ADC_ConfigChannel+0x600>
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	0e9b      	lsrs	r3, r3, #26
 8009e56:	3301      	adds	r3, #1
 8009e58:	f003 031f 	and.w	r3, r3, #31
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8009e62:	e017      	b.n	8009e94 <HAL_ADC_ConfigChannel+0x630>
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e6a:	6a3b      	ldr	r3, [r7, #32]
 8009e6c:	fa93 f3a3 	rbit	r3, r3
 8009e70:	61fb      	str	r3, [r7, #28]
  return result;
 8009e72:	69fb      	ldr	r3, [r7, #28]
 8009e74:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8009e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d101      	bne.n	8009e80 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8009e7c:	2320      	movs	r3, #32
 8009e7e:	e003      	b.n	8009e88 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8009e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e82:	fab3 f383 	clz	r3, r3
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	3301      	adds	r3, #1
 8009e8a:	f003 031f 	and.w	r3, r3, #31
 8009e8e:	2101      	movs	r1, #1
 8009e90:	fa01 f303 	lsl.w	r3, r1, r3
 8009e94:	ea42 0103 	orr.w	r1, r2, r3
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10d      	bne.n	8009ec0 <HAL_ADC_ConfigChannel+0x65c>
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	0e9b      	lsrs	r3, r3, #26
 8009eaa:	3301      	adds	r3, #1
 8009eac:	f003 021f 	and.w	r2, r3, #31
 8009eb0:	4613      	mov	r3, r2
 8009eb2:	005b      	lsls	r3, r3, #1
 8009eb4:	4413      	add	r3, r2
 8009eb6:	3b1e      	subs	r3, #30
 8009eb8:	051b      	lsls	r3, r3, #20
 8009eba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009ebe:	e01d      	b.n	8009efc <HAL_ADC_ConfigChannel+0x698>
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	fa93 f3a3 	rbit	r3, r3
 8009ecc:	613b      	str	r3, [r7, #16]
  return result;
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009ed2:	69bb      	ldr	r3, [r7, #24]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d103      	bne.n	8009ee0 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8009ed8:	2320      	movs	r3, #32
 8009eda:	e005      	b.n	8009ee8 <HAL_ADC_ConfigChannel+0x684>
 8009edc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009ee0:	69bb      	ldr	r3, [r7, #24]
 8009ee2:	fab3 f383 	clz	r3, r3
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	3301      	adds	r3, #1
 8009eea:	f003 021f 	and.w	r2, r3, #31
 8009eee:	4613      	mov	r3, r2
 8009ef0:	005b      	lsls	r3, r3, #1
 8009ef2:	4413      	add	r3, r2
 8009ef4:	3b1e      	subs	r3, #30
 8009ef6:	051b      	lsls	r3, r3, #20
 8009ef8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009efc:	430b      	orrs	r3, r1
 8009efe:	683a      	ldr	r2, [r7, #0]
 8009f00:	6892      	ldr	r2, [r2, #8]
 8009f02:	4619      	mov	r1, r3
 8009f04:	f7fe ffec 	bl	8008ee0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	681a      	ldr	r2, [r3, #0]
 8009f0c:	4b3d      	ldr	r3, [pc, #244]	; (800a004 <HAL_ADC_ConfigChannel+0x7a0>)
 8009f0e:	4013      	ands	r3, r2
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d06c      	beq.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009f14:	483c      	ldr	r0, [pc, #240]	; (800a008 <HAL_ADC_ConfigChannel+0x7a4>)
 8009f16:	f7fe ff41 	bl	8008d9c <LL_ADC_GetCommonPathInternalCh>
 8009f1a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4a3a      	ldr	r2, [pc, #232]	; (800a00c <HAL_ADC_ConfigChannel+0x7a8>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d127      	bne.n	8009f78 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009f28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009f2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d121      	bne.n	8009f78 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a35      	ldr	r2, [pc, #212]	; (800a010 <HAL_ADC_ConfigChannel+0x7ac>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d157      	bne.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009f3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009f42:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009f46:	4619      	mov	r1, r3
 8009f48:	482f      	ldr	r0, [pc, #188]	; (800a008 <HAL_ADC_ConfigChannel+0x7a4>)
 8009f4a:	f7fe ff14 	bl	8008d76 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009f4e:	4b31      	ldr	r3, [pc, #196]	; (800a014 <HAL_ADC_ConfigChannel+0x7b0>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	099b      	lsrs	r3, r3, #6
 8009f54:	4a30      	ldr	r2, [pc, #192]	; (800a018 <HAL_ADC_ConfigChannel+0x7b4>)
 8009f56:	fba2 2303 	umull	r2, r3, r2, r3
 8009f5a:	099b      	lsrs	r3, r3, #6
 8009f5c:	1c5a      	adds	r2, r3, #1
 8009f5e:	4613      	mov	r3, r2
 8009f60:	005b      	lsls	r3, r3, #1
 8009f62:	4413      	add	r3, r2
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009f68:	e002      	b.n	8009f70 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	3b01      	subs	r3, #1
 8009f6e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d1f9      	bne.n	8009f6a <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009f76:	e03a      	b.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a27      	ldr	r2, [pc, #156]	; (800a01c <HAL_ADC_ConfigChannel+0x7b8>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d113      	bne.n	8009faa <HAL_ADC_ConfigChannel+0x746>
 8009f82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009f86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d10d      	bne.n	8009faa <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a1f      	ldr	r2, [pc, #124]	; (800a010 <HAL_ADC_ConfigChannel+0x7ac>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d12a      	bne.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009f98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009f9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	4819      	ldr	r0, [pc, #100]	; (800a008 <HAL_ADC_ConfigChannel+0x7a4>)
 8009fa4:	f7fe fee7 	bl	8008d76 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009fa8:	e021      	b.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a1c      	ldr	r2, [pc, #112]	; (800a020 <HAL_ADC_ConfigChannel+0x7bc>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d11c      	bne.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009fb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009fb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d116      	bne.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4a12      	ldr	r2, [pc, #72]	; (800a010 <HAL_ADC_ConfigChannel+0x7ac>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d111      	bne.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009fca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009fce:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	480c      	ldr	r0, [pc, #48]	; (800a008 <HAL_ADC_ConfigChannel+0x7a4>)
 8009fd6:	f7fe fece 	bl	8008d76 <LL_ADC_SetCommonPathInternalCh>
 8009fda:	e008      	b.n	8009fee <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fe0:	f043 0220 	orr.w	r2, r3, #32
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8009fe8:	2301      	movs	r3, #1
 8009fea:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8009ff6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	37d8      	adds	r7, #216	; 0xd8
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
 800a002:	bf00      	nop
 800a004:	80080000 	.word	0x80080000
 800a008:	50040300 	.word	0x50040300
 800a00c:	c7520000 	.word	0xc7520000
 800a010:	50040000 	.word	0x50040000
 800a014:	20000000 	.word	0x20000000
 800a018:	053e2d63 	.word	0x053e2d63
 800a01c:	cb840000 	.word	0xcb840000
 800a020:	80000001 	.word	0x80000001

0800a024 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b088      	sub	sp, #32
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a02e:	2300      	movs	r3, #0
 800a030:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7ff f864 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 800a040:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4618      	mov	r0, r3
 800a048:	f7ff f885 	bl	8009156 <LL_ADC_INJ_IsConversionOngoing>
 800a04c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d103      	bne.n	800a05c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2b00      	cmp	r3, #0
 800a058:	f000 8098 	beq.w	800a18c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a066:	2b00      	cmp	r3, #0
 800a068:	d02a      	beq.n	800a0c0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	7e5b      	ldrb	r3, [r3, #25]
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d126      	bne.n	800a0c0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	7e1b      	ldrb	r3, [r3, #24]
 800a076:	2b01      	cmp	r3, #1
 800a078:	d122      	bne.n	800a0c0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a07a:	2301      	movs	r3, #1
 800a07c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a07e:	e014      	b.n	800a0aa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a080:	69fb      	ldr	r3, [r7, #28]
 800a082:	4a45      	ldr	r2, [pc, #276]	; (800a198 <ADC_ConversionStop+0x174>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d90d      	bls.n	800a0a4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a08c:	f043 0210 	orr.w	r2, r3, #16
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a098:	f043 0201 	orr.w	r2, r3, #1
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	e074      	b.n	800a18e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0b4:	2b40      	cmp	r3, #64	; 0x40
 800a0b6:	d1e3      	bne.n	800a080 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2240      	movs	r2, #64	; 0x40
 800a0be:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d014      	beq.n	800a0f0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7ff f81c 	bl	8009108 <LL_ADC_REG_IsConversionOngoing>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00c      	beq.n	800a0f0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7fe ffd9 	bl	8009092 <LL_ADC_IsDisableOngoing>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d104      	bne.n	800a0f0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f7fe fff8 	bl	80090e0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d014      	beq.n	800a120 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7ff f82b 	bl	8009156 <LL_ADC_INJ_IsConversionOngoing>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00c      	beq.n	800a120 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe ffc1 	bl	8009092 <LL_ADC_IsDisableOngoing>
 800a110:	4603      	mov	r3, r0
 800a112:	2b00      	cmp	r3, #0
 800a114:	d104      	bne.n	800a120 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7ff f807 	bl	800912e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	2b02      	cmp	r3, #2
 800a124:	d005      	beq.n	800a132 <ADC_ConversionStop+0x10e>
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	2b03      	cmp	r3, #3
 800a12a:	d105      	bne.n	800a138 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a12c:	230c      	movs	r3, #12
 800a12e:	617b      	str	r3, [r7, #20]
        break;
 800a130:	e005      	b.n	800a13e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a132:	2308      	movs	r3, #8
 800a134:	617b      	str	r3, [r7, #20]
        break;
 800a136:	e002      	b.n	800a13e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a138:	2304      	movs	r3, #4
 800a13a:	617b      	str	r3, [r7, #20]
        break;
 800a13c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a13e:	f7fe fdd7 	bl	8008cf0 <HAL_GetTick>
 800a142:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a144:	e01b      	b.n	800a17e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a146:	f7fe fdd3 	bl	8008cf0 <HAL_GetTick>
 800a14a:	4602      	mov	r2, r0
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	1ad3      	subs	r3, r2, r3
 800a150:	2b05      	cmp	r3, #5
 800a152:	d914      	bls.n	800a17e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	689a      	ldr	r2, [r3, #8]
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	4013      	ands	r3, r2
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00d      	beq.n	800a17e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a166:	f043 0210 	orr.w	r2, r3, #16
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a172:	f043 0201 	orr.w	r2, r3, #1
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800a17a:	2301      	movs	r3, #1
 800a17c:	e007      	b.n	800a18e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	689a      	ldr	r2, [r3, #8]
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	4013      	ands	r3, r2
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d1dc      	bne.n	800a146 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a18c:	2300      	movs	r3, #0
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3720      	adds	r7, #32
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	a33fffff 	.word	0xa33fffff

0800a19c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	f7fe ff5f 	bl	800906c <LL_ADC_IsEnabled>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d14d      	bne.n	800a250 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	689a      	ldr	r2, [r3, #8]
 800a1ba:	4b28      	ldr	r3, [pc, #160]	; (800a25c <ADC_Enable+0xc0>)
 800a1bc:	4013      	ands	r3, r2
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d00d      	beq.n	800a1de <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1c6:	f043 0210 	orr.w	r2, r3, #16
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1d2:	f043 0201 	orr.w	r2, r3, #1
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e039      	b.n	800a252 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe ff1a 	bl	800901c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a1e8:	f7fe fd82 	bl	8008cf0 <HAL_GetTick>
 800a1ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a1ee:	e028      	b.n	800a242 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	f7fe ff39 	bl	800906c <LL_ADC_IsEnabled>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d104      	bne.n	800a20a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4618      	mov	r0, r3
 800a206:	f7fe ff09 	bl	800901c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a20a:	f7fe fd71 	bl	8008cf0 <HAL_GetTick>
 800a20e:	4602      	mov	r2, r0
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	1ad3      	subs	r3, r2, r3
 800a214:	2b02      	cmp	r3, #2
 800a216:	d914      	bls.n	800a242 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 0301 	and.w	r3, r3, #1
 800a222:	2b01      	cmp	r3, #1
 800a224:	d00d      	beq.n	800a242 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a22a:	f043 0210 	orr.w	r2, r3, #16
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a236:	f043 0201 	orr.w	r2, r3, #1
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	e007      	b.n	800a252 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 0301 	and.w	r3, r3, #1
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d1cf      	bne.n	800a1f0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a250:	2300      	movs	r3, #0
}
 800a252:	4618      	mov	r0, r3
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop
 800a25c:	8000003f 	.word	0x8000003f

0800a260 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4618      	mov	r0, r3
 800a26e:	f7fe ff10 	bl	8009092 <LL_ADC_IsDisableOngoing>
 800a272:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4618      	mov	r0, r3
 800a27a:	f7fe fef7 	bl	800906c <LL_ADC_IsEnabled>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d047      	beq.n	800a314 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d144      	bne.n	800a314 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f003 030d 	and.w	r3, r3, #13
 800a294:	2b01      	cmp	r3, #1
 800a296:	d10c      	bne.n	800a2b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4618      	mov	r0, r3
 800a29e:	f7fe fed1 	bl	8009044 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	2203      	movs	r2, #3
 800a2a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a2aa:	f7fe fd21 	bl	8008cf0 <HAL_GetTick>
 800a2ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a2b0:	e029      	b.n	800a306 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2b6:	f043 0210 	orr.w	r2, r3, #16
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2c2:	f043 0201 	orr.w	r2, r3, #1
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	e023      	b.n	800a316 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a2ce:	f7fe fd0f 	bl	8008cf0 <HAL_GetTick>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	2b02      	cmp	r3, #2
 800a2da:	d914      	bls.n	800a306 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	689b      	ldr	r3, [r3, #8]
 800a2e2:	f003 0301 	and.w	r3, r3, #1
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00d      	beq.n	800a306 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2ee:	f043 0210 	orr.w	r2, r3, #16
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2fa:	f043 0201 	orr.w	r2, r3, #1
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	e007      	b.n	800a316 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	f003 0301 	and.w	r3, r3, #1
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1dc      	bne.n	800a2ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a31e:	b580      	push	{r7, lr}
 800a320:	b084      	sub	sp, #16
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a32a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a330:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a334:	2b00      	cmp	r3, #0
 800a336:	d14b      	bne.n	800a3d0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a33c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f003 0308 	and.w	r3, r3, #8
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d021      	beq.n	800a396 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	4618      	mov	r0, r3
 800a358:	f7fe fd83 	bl	8008e62 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d032      	beq.n	800a3c8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d12b      	bne.n	800a3c8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a374:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a380:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a384:	2b00      	cmp	r3, #0
 800a386:	d11f      	bne.n	800a3c8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a38c:	f043 0201 	orr.w	r2, r3, #1
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	655a      	str	r2, [r3, #84]	; 0x54
 800a394:	e018      	b.n	800a3c8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	f003 0302 	and.w	r3, r3, #2
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d111      	bne.n	800a3c8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d105      	bne.n	800a3c8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3c0:	f043 0201 	orr.w	r2, r3, #1
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a3c8:	68f8      	ldr	r0, [r7, #12]
 800a3ca:	f7f9 fd59 	bl	8003e80 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a3ce:	e00e      	b.n	800a3ee <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3d4:	f003 0310 	and.w	r3, r3, #16
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d003      	beq.n	800a3e4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800a3dc:	68f8      	ldr	r0, [r7, #12]
 800a3de:	f7ff fa37 	bl	8009850 <HAL_ADC_ErrorCallback>
}
 800a3e2:	e004      	b.n	800a3ee <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	4798      	blx	r3
}
 800a3ee:	bf00      	nop
 800a3f0:	3710      	adds	r7, #16
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b084      	sub	sp, #16
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a402:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a404:	68f8      	ldr	r0, [r7, #12]
 800a406:	f7ff fa19 	bl	800983c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a40a:	bf00      	nop
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}

0800a412 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b084      	sub	sp, #16
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a424:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a430:	f043 0204 	orr.w	r2, r3, #4
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f7ff fa09 	bl	8009850 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a43e:	bf00      	nop
 800a440:	3710      	adds	r7, #16
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
	...

0800a448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a448:	b480      	push	{r7}
 800a44a:	b085      	sub	sp, #20
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f003 0307 	and.w	r3, r3, #7
 800a456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a458:	4b0c      	ldr	r3, [pc, #48]	; (800a48c <__NVIC_SetPriorityGrouping+0x44>)
 800a45a:	68db      	ldr	r3, [r3, #12]
 800a45c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a464:	4013      	ands	r3, r2
 800a466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a47a:	4a04      	ldr	r2, [pc, #16]	; (800a48c <__NVIC_SetPriorityGrouping+0x44>)
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	60d3      	str	r3, [r2, #12]
}
 800a480:	bf00      	nop
 800a482:	3714      	adds	r7, #20
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	e000ed00 	.word	0xe000ed00

0800a490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a490:	b480      	push	{r7}
 800a492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a494:	4b04      	ldr	r3, [pc, #16]	; (800a4a8 <__NVIC_GetPriorityGrouping+0x18>)
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	0a1b      	lsrs	r3, r3, #8
 800a49a:	f003 0307 	and.w	r3, r3, #7
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr
 800a4a8:	e000ed00 	.word	0xe000ed00

0800a4ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b083      	sub	sp, #12
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	db0b      	blt.n	800a4d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a4be:	79fb      	ldrb	r3, [r7, #7]
 800a4c0:	f003 021f 	and.w	r2, r3, #31
 800a4c4:	4907      	ldr	r1, [pc, #28]	; (800a4e4 <__NVIC_EnableIRQ+0x38>)
 800a4c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4ca:	095b      	lsrs	r3, r3, #5
 800a4cc:	2001      	movs	r0, #1
 800a4ce:	fa00 f202 	lsl.w	r2, r0, r2
 800a4d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a4d6:	bf00      	nop
 800a4d8:	370c      	adds	r7, #12
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	e000e100 	.word	0xe000e100

0800a4e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	6039      	str	r1, [r7, #0]
 800a4f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	db0a      	blt.n	800a512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	b2da      	uxtb	r2, r3
 800a500:	490c      	ldr	r1, [pc, #48]	; (800a534 <__NVIC_SetPriority+0x4c>)
 800a502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a506:	0112      	lsls	r2, r2, #4
 800a508:	b2d2      	uxtb	r2, r2
 800a50a:	440b      	add	r3, r1
 800a50c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a510:	e00a      	b.n	800a528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	b2da      	uxtb	r2, r3
 800a516:	4908      	ldr	r1, [pc, #32]	; (800a538 <__NVIC_SetPriority+0x50>)
 800a518:	79fb      	ldrb	r3, [r7, #7]
 800a51a:	f003 030f 	and.w	r3, r3, #15
 800a51e:	3b04      	subs	r3, #4
 800a520:	0112      	lsls	r2, r2, #4
 800a522:	b2d2      	uxtb	r2, r2
 800a524:	440b      	add	r3, r1
 800a526:	761a      	strb	r2, [r3, #24]
}
 800a528:	bf00      	nop
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr
 800a534:	e000e100 	.word	0xe000e100
 800a538:	e000ed00 	.word	0xe000ed00

0800a53c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b089      	sub	sp, #36	; 0x24
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f003 0307 	and.w	r3, r3, #7
 800a54e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a550:	69fb      	ldr	r3, [r7, #28]
 800a552:	f1c3 0307 	rsb	r3, r3, #7
 800a556:	2b04      	cmp	r3, #4
 800a558:	bf28      	it	cs
 800a55a:	2304      	movcs	r3, #4
 800a55c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a55e:	69fb      	ldr	r3, [r7, #28]
 800a560:	3304      	adds	r3, #4
 800a562:	2b06      	cmp	r3, #6
 800a564:	d902      	bls.n	800a56c <NVIC_EncodePriority+0x30>
 800a566:	69fb      	ldr	r3, [r7, #28]
 800a568:	3b03      	subs	r3, #3
 800a56a:	e000      	b.n	800a56e <NVIC_EncodePriority+0x32>
 800a56c:	2300      	movs	r3, #0
 800a56e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a570:	f04f 32ff 	mov.w	r2, #4294967295
 800a574:	69bb      	ldr	r3, [r7, #24]
 800a576:	fa02 f303 	lsl.w	r3, r2, r3
 800a57a:	43da      	mvns	r2, r3
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	401a      	ands	r2, r3
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a584:	f04f 31ff 	mov.w	r1, #4294967295
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	fa01 f303 	lsl.w	r3, r1, r3
 800a58e:	43d9      	mvns	r1, r3
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a594:	4313      	orrs	r3, r2
         );
}
 800a596:	4618      	mov	r0, r3
 800a598:	3724      	adds	r7, #36	; 0x24
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
	...

0800a5a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a5b4:	d301      	bcc.n	800a5ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	e00f      	b.n	800a5da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a5ba:	4a0a      	ldr	r2, [pc, #40]	; (800a5e4 <SysTick_Config+0x40>)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	3b01      	subs	r3, #1
 800a5c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a5c2:	210f      	movs	r1, #15
 800a5c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c8:	f7ff ff8e 	bl	800a4e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a5cc:	4b05      	ldr	r3, [pc, #20]	; (800a5e4 <SysTick_Config+0x40>)
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a5d2:	4b04      	ldr	r3, [pc, #16]	; (800a5e4 <SysTick_Config+0x40>)
 800a5d4:	2207      	movs	r2, #7
 800a5d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	e000e010 	.word	0xe000e010

0800a5e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b082      	sub	sp, #8
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f7ff ff29 	bl	800a448 <__NVIC_SetPriorityGrouping>
}
 800a5f6:	bf00      	nop
 800a5f8:	3708      	adds	r7, #8
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}

0800a5fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b086      	sub	sp, #24
 800a602:	af00      	add	r7, sp, #0
 800a604:	4603      	mov	r3, r0
 800a606:	60b9      	str	r1, [r7, #8]
 800a608:	607a      	str	r2, [r7, #4]
 800a60a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a60c:	2300      	movs	r3, #0
 800a60e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a610:	f7ff ff3e 	bl	800a490 <__NVIC_GetPriorityGrouping>
 800a614:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	68b9      	ldr	r1, [r7, #8]
 800a61a:	6978      	ldr	r0, [r7, #20]
 800a61c:	f7ff ff8e 	bl	800a53c <NVIC_EncodePriority>
 800a620:	4602      	mov	r2, r0
 800a622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a626:	4611      	mov	r1, r2
 800a628:	4618      	mov	r0, r3
 800a62a:	f7ff ff5d 	bl	800a4e8 <__NVIC_SetPriority>
}
 800a62e:	bf00      	nop
 800a630:	3718      	adds	r7, #24
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}

0800a636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a636:	b580      	push	{r7, lr}
 800a638:	b082      	sub	sp, #8
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	4603      	mov	r3, r0
 800a63e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a644:	4618      	mov	r0, r3
 800a646:	f7ff ff31 	bl	800a4ac <__NVIC_EnableIRQ>
}
 800a64a:	bf00      	nop
 800a64c:	3708      	adds	r7, #8
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b082      	sub	sp, #8
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f7ff ffa2 	bl	800a5a4 <SysTick_Config>
 800a660:	4603      	mov	r3, r0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3708      	adds	r7, #8
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}
	...

0800a66c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d101      	bne.n	800a67e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a67a:	2301      	movs	r3, #1
 800a67c:	e098      	b.n	800a7b0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	461a      	mov	r2, r3
 800a684:	4b4d      	ldr	r3, [pc, #308]	; (800a7bc <HAL_DMA_Init+0x150>)
 800a686:	429a      	cmp	r2, r3
 800a688:	d80f      	bhi.n	800a6aa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	461a      	mov	r2, r3
 800a690:	4b4b      	ldr	r3, [pc, #300]	; (800a7c0 <HAL_DMA_Init+0x154>)
 800a692:	4413      	add	r3, r2
 800a694:	4a4b      	ldr	r2, [pc, #300]	; (800a7c4 <HAL_DMA_Init+0x158>)
 800a696:	fba2 2303 	umull	r2, r3, r2, r3
 800a69a:	091b      	lsrs	r3, r3, #4
 800a69c:	009a      	lsls	r2, r3, #2
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4a48      	ldr	r2, [pc, #288]	; (800a7c8 <HAL_DMA_Init+0x15c>)
 800a6a6:	641a      	str	r2, [r3, #64]	; 0x40
 800a6a8:	e00e      	b.n	800a6c8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	4b46      	ldr	r3, [pc, #280]	; (800a7cc <HAL_DMA_Init+0x160>)
 800a6b2:	4413      	add	r3, r2
 800a6b4:	4a43      	ldr	r2, [pc, #268]	; (800a7c4 <HAL_DMA_Init+0x158>)
 800a6b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a6ba:	091b      	lsrs	r3, r3, #4
 800a6bc:	009a      	lsls	r2, r3, #2
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	4a42      	ldr	r2, [pc, #264]	; (800a7d0 <HAL_DMA_Init+0x164>)
 800a6c6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2202      	movs	r2, #2
 800a6cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a6de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a6ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	691b      	ldr	r3, [r3, #16]
 800a6f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a6f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	699b      	ldr	r3, [r3, #24]
 800a6fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a704:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6a1b      	ldr	r3, [r3, #32]
 800a70a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	4313      	orrs	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a722:	d039      	beq.n	800a798 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a728:	4a27      	ldr	r2, [pc, #156]	; (800a7c8 <HAL_DMA_Init+0x15c>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d11a      	bne.n	800a764 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800a72e:	4b29      	ldr	r3, [pc, #164]	; (800a7d4 <HAL_DMA_Init+0x168>)
 800a730:	681a      	ldr	r2, [r3, #0]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a736:	f003 031c 	and.w	r3, r3, #28
 800a73a:	210f      	movs	r1, #15
 800a73c:	fa01 f303 	lsl.w	r3, r1, r3
 800a740:	43db      	mvns	r3, r3
 800a742:	4924      	ldr	r1, [pc, #144]	; (800a7d4 <HAL_DMA_Init+0x168>)
 800a744:	4013      	ands	r3, r2
 800a746:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800a748:	4b22      	ldr	r3, [pc, #136]	; (800a7d4 <HAL_DMA_Init+0x168>)
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6859      	ldr	r1, [r3, #4]
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a754:	f003 031c 	and.w	r3, r3, #28
 800a758:	fa01 f303 	lsl.w	r3, r1, r3
 800a75c:	491d      	ldr	r1, [pc, #116]	; (800a7d4 <HAL_DMA_Init+0x168>)
 800a75e:	4313      	orrs	r3, r2
 800a760:	600b      	str	r3, [r1, #0]
 800a762:	e019      	b.n	800a798 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800a764:	4b1c      	ldr	r3, [pc, #112]	; (800a7d8 <HAL_DMA_Init+0x16c>)
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a76c:	f003 031c 	and.w	r3, r3, #28
 800a770:	210f      	movs	r1, #15
 800a772:	fa01 f303 	lsl.w	r3, r1, r3
 800a776:	43db      	mvns	r3, r3
 800a778:	4917      	ldr	r1, [pc, #92]	; (800a7d8 <HAL_DMA_Init+0x16c>)
 800a77a:	4013      	ands	r3, r2
 800a77c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800a77e:	4b16      	ldr	r3, [pc, #88]	; (800a7d8 <HAL_DMA_Init+0x16c>)
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6859      	ldr	r1, [r3, #4]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a78a:	f003 031c 	and.w	r3, r3, #28
 800a78e:	fa01 f303 	lsl.w	r3, r1, r3
 800a792:	4911      	ldr	r1, [pc, #68]	; (800a7d8 <HAL_DMA_Init+0x16c>)
 800a794:	4313      	orrs	r3, r2
 800a796:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a7ae:	2300      	movs	r3, #0
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3714      	adds	r7, #20
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr
 800a7bc:	40020407 	.word	0x40020407
 800a7c0:	bffdfff8 	.word	0xbffdfff8
 800a7c4:	cccccccd 	.word	0xcccccccd
 800a7c8:	40020000 	.word	0x40020000
 800a7cc:	bffdfbf8 	.word	0xbffdfbf8
 800a7d0:	40020400 	.word	0x40020400
 800a7d4:	400200a8 	.word	0x400200a8
 800a7d8:	400204a8 	.word	0x400204a8

0800a7dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b086      	sub	sp, #24
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	60f8      	str	r0, [r7, #12]
 800a7e4:	60b9      	str	r1, [r7, #8]
 800a7e6:	607a      	str	r2, [r7, #4]
 800a7e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d101      	bne.n	800a7fc <HAL_DMA_Start_IT+0x20>
 800a7f8:	2302      	movs	r3, #2
 800a7fa:	e04b      	b.n	800a894 <HAL_DMA_Start_IT+0xb8>
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2201      	movs	r2, #1
 800a800:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a80a:	b2db      	uxtb	r3, r3
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d13a      	bne.n	800a886 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	2202      	movs	r2, #2
 800a814:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2200      	movs	r2, #0
 800a81c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	681a      	ldr	r2, [r3, #0]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f022 0201 	bic.w	r2, r2, #1
 800a82c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	68b9      	ldr	r1, [r7, #8]
 800a834:	68f8      	ldr	r0, [r7, #12]
 800a836:	f000 f91e 	bl	800aa76 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d008      	beq.n	800a854 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f042 020e 	orr.w	r2, r2, #14
 800a850:	601a      	str	r2, [r3, #0]
 800a852:	e00f      	b.n	800a874 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f022 0204 	bic.w	r2, r2, #4
 800a862:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f042 020a 	orr.w	r2, r2, #10
 800a872:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f042 0201 	orr.w	r2, r2, #1
 800a882:	601a      	str	r2, [r3, #0]
 800a884:	e005      	b.n	800a892 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2200      	movs	r2, #0
 800a88a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a88e:	2302      	movs	r3, #2
 800a890:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a892:	7dfb      	ldrb	r3, [r7, #23]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3718      	adds	r7, #24
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b085      	sub	sp, #20
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	2b02      	cmp	r3, #2
 800a8b2:	d008      	beq.n	800a8c6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2204      	movs	r2, #4
 800a8b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e022      	b.n	800a90c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f022 020e 	bic.w	r2, r2, #14
 800a8d4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f022 0201 	bic.w	r2, r2, #1
 800a8e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ea:	f003 021c 	and.w	r2, r3, #28
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8f2:	2101      	movs	r1, #1
 800a8f4:	fa01 f202 	lsl.w	r2, r1, r2
 800a8f8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800a90a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3714      	adds	r7, #20
 800a910:	46bd      	mov	sp, r7
 800a912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a916:	4770      	bx	lr

0800a918 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b084      	sub	sp, #16
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a934:	f003 031c 	and.w	r3, r3, #28
 800a938:	2204      	movs	r2, #4
 800a93a:	409a      	lsls	r2, r3
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4013      	ands	r3, r2
 800a940:	2b00      	cmp	r3, #0
 800a942:	d026      	beq.n	800a992 <HAL_DMA_IRQHandler+0x7a>
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	f003 0304 	and.w	r3, r3, #4
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d021      	beq.n	800a992 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f003 0320 	and.w	r3, r3, #32
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d107      	bne.n	800a96c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f022 0204 	bic.w	r2, r2, #4
 800a96a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a970:	f003 021c 	and.w	r2, r3, #28
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a978:	2104      	movs	r1, #4
 800a97a:	fa01 f202 	lsl.w	r2, r1, r2
 800a97e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a984:	2b00      	cmp	r3, #0
 800a986:	d071      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800a990:	e06c      	b.n	800aa6c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a996:	f003 031c 	and.w	r3, r3, #28
 800a99a:	2202      	movs	r2, #2
 800a99c:	409a      	lsls	r2, r3
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	4013      	ands	r3, r2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d02e      	beq.n	800aa04 <HAL_DMA_IRQHandler+0xec>
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	f003 0302 	and.w	r3, r3, #2
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d029      	beq.n	800aa04 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f003 0320 	and.w	r3, r3, #32
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10b      	bne.n	800a9d6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	681a      	ldr	r2, [r3, #0]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f022 020a 	bic.w	r2, r2, #10
 800a9cc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9da:	f003 021c 	and.w	r2, r3, #28
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9e2:	2102      	movs	r1, #2
 800a9e4:	fa01 f202 	lsl.w	r2, r1, r2
 800a9e8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d038      	beq.n	800aa6c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800aa02:	e033      	b.n	800aa6c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa08:	f003 031c 	and.w	r3, r3, #28
 800aa0c:	2208      	movs	r2, #8
 800aa0e:	409a      	lsls	r2, r3
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	4013      	ands	r3, r2
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d02a      	beq.n	800aa6e <HAL_DMA_IRQHandler+0x156>
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	f003 0308 	and.w	r3, r3, #8
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d025      	beq.n	800aa6e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	681a      	ldr	r2, [r3, #0]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f022 020e 	bic.w	r2, r2, #14
 800aa30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa36:	f003 021c 	and.w	r2, r3, #28
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa3e:	2101      	movs	r1, #1
 800aa40:	fa01 f202 	lsl.w	r2, r1, r2
 800aa44:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2201      	movs	r2, #1
 800aa4a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2200      	movs	r2, #0
 800aa58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d004      	beq.n	800aa6e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800aa6c:	bf00      	nop
 800aa6e:	bf00      	nop
}
 800aa70:	3710      	adds	r7, #16
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800aa76:	b480      	push	{r7}
 800aa78:	b085      	sub	sp, #20
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	60f8      	str	r0, [r7, #12]
 800aa7e:	60b9      	str	r1, [r7, #8]
 800aa80:	607a      	str	r2, [r7, #4]
 800aa82:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa88:	f003 021c 	and.w	r2, r3, #28
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa90:	2101      	movs	r1, #1
 800aa92:	fa01 f202 	lsl.w	r2, r1, r2
 800aa96:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	683a      	ldr	r2, [r7, #0]
 800aa9e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	2b10      	cmp	r3, #16
 800aaa6:	d108      	bne.n	800aaba <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	68ba      	ldr	r2, [r7, #8]
 800aab6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800aab8:	e007      	b.n	800aaca <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	60da      	str	r2, [r3, #12]
}
 800aaca:	bf00      	nop
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr
	...

0800aad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aad8:	b480      	push	{r7}
 800aada:	b087      	sub	sp, #28
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800aae2:	2300      	movs	r3, #0
 800aae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aae6:	e148      	b.n	800ad7a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	2101      	movs	r1, #1
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	fa01 f303 	lsl.w	r3, r1, r3
 800aaf4:	4013      	ands	r3, r2
 800aaf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	f000 813a 	beq.w	800ad74 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d00b      	beq.n	800ab20 <HAL_GPIO_Init+0x48>
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	2b02      	cmp	r3, #2
 800ab0e:	d007      	beq.n	800ab20 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ab14:	2b11      	cmp	r3, #17
 800ab16:	d003      	beq.n	800ab20 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	2b12      	cmp	r3, #18
 800ab1e:	d130      	bne.n	800ab82 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	005b      	lsls	r3, r3, #1
 800ab2a:	2203      	movs	r2, #3
 800ab2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab30:	43db      	mvns	r3, r3
 800ab32:	693a      	ldr	r2, [r7, #16]
 800ab34:	4013      	ands	r3, r2
 800ab36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	68da      	ldr	r2, [r3, #12]
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	005b      	lsls	r3, r3, #1
 800ab40:	fa02 f303 	lsl.w	r3, r2, r3
 800ab44:	693a      	ldr	r2, [r7, #16]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	693a      	ldr	r2, [r7, #16]
 800ab4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ab56:	2201      	movs	r2, #1
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab5e:	43db      	mvns	r3, r3
 800ab60:	693a      	ldr	r2, [r7, #16]
 800ab62:	4013      	ands	r3, r2
 800ab64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	091b      	lsrs	r3, r3, #4
 800ab6c:	f003 0201 	and.w	r2, r3, #1
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	fa02 f303 	lsl.w	r3, r2, r3
 800ab76:	693a      	ldr	r2, [r7, #16]
 800ab78:	4313      	orrs	r3, r2
 800ab7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	693a      	ldr	r2, [r7, #16]
 800ab80:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	005b      	lsls	r3, r3, #1
 800ab8c:	2203      	movs	r2, #3
 800ab8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab92:	43db      	mvns	r3, r3
 800ab94:	693a      	ldr	r2, [r7, #16]
 800ab96:	4013      	ands	r3, r2
 800ab98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	689a      	ldr	r2, [r3, #8]
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	005b      	lsls	r3, r3, #1
 800aba2:	fa02 f303 	lsl.w	r3, r2, r3
 800aba6:	693a      	ldr	r2, [r7, #16]
 800aba8:	4313      	orrs	r3, r2
 800abaa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	693a      	ldr	r2, [r7, #16]
 800abb0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	d003      	beq.n	800abc2 <HAL_GPIO_Init+0xea>
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	685b      	ldr	r3, [r3, #4]
 800abbe:	2b12      	cmp	r3, #18
 800abc0:	d123      	bne.n	800ac0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	08da      	lsrs	r2, r3, #3
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	3208      	adds	r2, #8
 800abca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800abd0:	697b      	ldr	r3, [r7, #20]
 800abd2:	f003 0307 	and.w	r3, r3, #7
 800abd6:	009b      	lsls	r3, r3, #2
 800abd8:	220f      	movs	r2, #15
 800abda:	fa02 f303 	lsl.w	r3, r2, r3
 800abde:	43db      	mvns	r3, r3
 800abe0:	693a      	ldr	r2, [r7, #16]
 800abe2:	4013      	ands	r3, r2
 800abe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	691a      	ldr	r2, [r3, #16]
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	f003 0307 	and.w	r3, r3, #7
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	fa02 f303 	lsl.w	r3, r2, r3
 800abf6:	693a      	ldr	r2, [r7, #16]
 800abf8:	4313      	orrs	r3, r2
 800abfa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	08da      	lsrs	r2, r3, #3
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	3208      	adds	r2, #8
 800ac04:	6939      	ldr	r1, [r7, #16]
 800ac06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ac10:	697b      	ldr	r3, [r7, #20]
 800ac12:	005b      	lsls	r3, r3, #1
 800ac14:	2203      	movs	r2, #3
 800ac16:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1a:	43db      	mvns	r3, r3
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	4013      	ands	r3, r2
 800ac20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	f003 0203 	and.w	r2, r3, #3
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	005b      	lsls	r3, r3, #1
 800ac2e:	fa02 f303 	lsl.w	r3, r2, r3
 800ac32:	693a      	ldr	r2, [r7, #16]
 800ac34:	4313      	orrs	r3, r2
 800ac36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	693a      	ldr	r2, [r7, #16]
 800ac3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	f000 8094 	beq.w	800ad74 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ac4c:	4b52      	ldr	r3, [pc, #328]	; (800ad98 <HAL_GPIO_Init+0x2c0>)
 800ac4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac50:	4a51      	ldr	r2, [pc, #324]	; (800ad98 <HAL_GPIO_Init+0x2c0>)
 800ac52:	f043 0301 	orr.w	r3, r3, #1
 800ac56:	6613      	str	r3, [r2, #96]	; 0x60
 800ac58:	4b4f      	ldr	r3, [pc, #316]	; (800ad98 <HAL_GPIO_Init+0x2c0>)
 800ac5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	60bb      	str	r3, [r7, #8]
 800ac62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800ac64:	4a4d      	ldr	r2, [pc, #308]	; (800ad9c <HAL_GPIO_Init+0x2c4>)
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	089b      	lsrs	r3, r3, #2
 800ac6a:	3302      	adds	r3, #2
 800ac6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	f003 0303 	and.w	r3, r3, #3
 800ac78:	009b      	lsls	r3, r3, #2
 800ac7a:	220f      	movs	r2, #15
 800ac7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac80:	43db      	mvns	r3, r3
 800ac82:	693a      	ldr	r2, [r7, #16]
 800ac84:	4013      	ands	r3, r2
 800ac86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800ac8e:	d00d      	beq.n	800acac <HAL_GPIO_Init+0x1d4>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a43      	ldr	r2, [pc, #268]	; (800ada0 <HAL_GPIO_Init+0x2c8>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d007      	beq.n	800aca8 <HAL_GPIO_Init+0x1d0>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a42      	ldr	r2, [pc, #264]	; (800ada4 <HAL_GPIO_Init+0x2cc>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d101      	bne.n	800aca4 <HAL_GPIO_Init+0x1cc>
 800aca0:	2302      	movs	r3, #2
 800aca2:	e004      	b.n	800acae <HAL_GPIO_Init+0x1d6>
 800aca4:	2307      	movs	r3, #7
 800aca6:	e002      	b.n	800acae <HAL_GPIO_Init+0x1d6>
 800aca8:	2301      	movs	r3, #1
 800acaa:	e000      	b.n	800acae <HAL_GPIO_Init+0x1d6>
 800acac:	2300      	movs	r3, #0
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	f002 0203 	and.w	r2, r2, #3
 800acb4:	0092      	lsls	r2, r2, #2
 800acb6:	4093      	lsls	r3, r2
 800acb8:	693a      	ldr	r2, [r7, #16]
 800acba:	4313      	orrs	r3, r2
 800acbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800acbe:	4937      	ldr	r1, [pc, #220]	; (800ad9c <HAL_GPIO_Init+0x2c4>)
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	089b      	lsrs	r3, r3, #2
 800acc4:	3302      	adds	r3, #2
 800acc6:	693a      	ldr	r2, [r7, #16]
 800acc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800accc:	4b36      	ldr	r3, [pc, #216]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	43db      	mvns	r3, r3
 800acd6:	693a      	ldr	r2, [r7, #16]
 800acd8:	4013      	ands	r3, r2
 800acda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d003      	beq.n	800acf0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800ace8:	693a      	ldr	r2, [r7, #16]
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	4313      	orrs	r3, r2
 800acee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800acf0:	4a2d      	ldr	r2, [pc, #180]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800acf6:	4b2c      	ldr	r3, [pc, #176]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	43db      	mvns	r3, r3
 800ad00:	693a      	ldr	r2, [r7, #16]
 800ad02:	4013      	ands	r3, r2
 800ad04:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d003      	beq.n	800ad1a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800ad12:	693a      	ldr	r2, [r7, #16]
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	4313      	orrs	r3, r2
 800ad18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ad1a:	4a23      	ldr	r2, [pc, #140]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ad20:	4b21      	ldr	r3, [pc, #132]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	43db      	mvns	r3, r3
 800ad2a:	693a      	ldr	r2, [r7, #16]
 800ad2c:	4013      	ands	r3, r2
 800ad2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d003      	beq.n	800ad44 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	4313      	orrs	r3, r2
 800ad42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ad44:	4a18      	ldr	r2, [pc, #96]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800ad46:	693b      	ldr	r3, [r7, #16]
 800ad48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ad4a:	4b17      	ldr	r3, [pc, #92]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800ad4c:	68db      	ldr	r3, [r3, #12]
 800ad4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	43db      	mvns	r3, r3
 800ad54:	693a      	ldr	r2, [r7, #16]
 800ad56:	4013      	ands	r3, r2
 800ad58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d003      	beq.n	800ad6e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800ad66:	693a      	ldr	r2, [r7, #16]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ad6e:	4a0e      	ldr	r2, [pc, #56]	; (800ada8 <HAL_GPIO_Init+0x2d0>)
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	3301      	adds	r3, #1
 800ad78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	fa22 f303 	lsr.w	r3, r2, r3
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f47f aeaf 	bne.w	800aae8 <HAL_GPIO_Init+0x10>
  }
}
 800ad8a:	bf00      	nop
 800ad8c:	bf00      	nop
 800ad8e:	371c      	adds	r7, #28
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr
 800ad98:	40021000 	.word	0x40021000
 800ad9c:	40010000 	.word	0x40010000
 800ada0:	48000400 	.word	0x48000400
 800ada4:	48000800 	.word	0x48000800
 800ada8:	40010400 	.word	0x40010400

0800adac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800adac:	b480      	push	{r7}
 800adae:	b085      	sub	sp, #20
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	460b      	mov	r3, r1
 800adb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	691a      	ldr	r2, [r3, #16]
 800adbc:	887b      	ldrh	r3, [r7, #2]
 800adbe:	4013      	ands	r3, r2
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d002      	beq.n	800adca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800adc4:	2301      	movs	r3, #1
 800adc6:	73fb      	strb	r3, [r7, #15]
 800adc8:	e001      	b.n	800adce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800adca:	2300      	movs	r3, #0
 800adcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800adce:	7bfb      	ldrb	r3, [r7, #15]
}
 800add0:	4618      	mov	r0, r3
 800add2:	3714      	adds	r7, #20
 800add4:	46bd      	mov	sp, r7
 800add6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adda:	4770      	bx	lr

0800addc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	460b      	mov	r3, r1
 800ade6:	807b      	strh	r3, [r7, #2]
 800ade8:	4613      	mov	r3, r2
 800adea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800adec:	787b      	ldrb	r3, [r7, #1]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800adf2:	887a      	ldrh	r2, [r7, #2]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800adf8:	e002      	b.n	800ae00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800adfa:	887a      	ldrh	r2, [r7, #2]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 800ae00:	bf00      	nop
 800ae02:	370c      	adds	r7, #12
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b082      	sub	sp, #8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d101      	bne.n	800ae1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e081      	b.n	800af22 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d106      	bne.n	800ae38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f7f9 f910 	bl	8004058 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2224      	movs	r2, #36	; 0x24
 800ae3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f022 0201 	bic.w	r2, r2, #1
 800ae4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	685a      	ldr	r2, [r3, #4]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800ae5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	689a      	ldr	r2, [r3, #8]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ae6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	2b01      	cmp	r3, #1
 800ae74:	d107      	bne.n	800ae86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	689a      	ldr	r2, [r3, #8]
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ae82:	609a      	str	r2, [r3, #8]
 800ae84:	e006      	b.n	800ae94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	689a      	ldr	r2, [r3, #8]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800ae92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	d104      	bne.n	800aea6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aea4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	687a      	ldr	r2, [r7, #4]
 800aeae:	6812      	ldr	r2, [r2, #0]
 800aeb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800aeb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aeb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	68da      	ldr	r2, [r3, #12]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aec8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	691a      	ldr	r2, [r3, #16]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	695b      	ldr	r3, [r3, #20]
 800aed2:	ea42 0103 	orr.w	r1, r2, r3
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	699b      	ldr	r3, [r3, #24]
 800aeda:	021a      	lsls	r2, r3, #8
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	430a      	orrs	r2, r1
 800aee2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	69d9      	ldr	r1, [r3, #28]
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6a1a      	ldr	r2, [r3, #32]
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	430a      	orrs	r2, r1
 800aef2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f042 0201 	orr.w	r2, r2, #1
 800af02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2200      	movs	r2, #0
 800af08:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2220      	movs	r2, #32
 800af0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2200      	movs	r2, #0
 800af1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800af20:	2300      	movs	r3, #0
}
 800af22:	4618      	mov	r0, r3
 800af24:	3708      	adds	r7, #8
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
	...

0800af2c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b088      	sub	sp, #32
 800af30:	af02      	add	r7, sp, #8
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	607a      	str	r2, [r7, #4]
 800af36:	461a      	mov	r2, r3
 800af38:	460b      	mov	r3, r1
 800af3a:	817b      	strh	r3, [r7, #10]
 800af3c:	4613      	mov	r3, r2
 800af3e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800af46:	b2db      	uxtb	r3, r3
 800af48:	2b20      	cmp	r3, #32
 800af4a:	f040 80da 	bne.w	800b102 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800af54:	2b01      	cmp	r3, #1
 800af56:	d101      	bne.n	800af5c <HAL_I2C_Master_Transmit+0x30>
 800af58:	2302      	movs	r3, #2
 800af5a:	e0d3      	b.n	800b104 <HAL_I2C_Master_Transmit+0x1d8>
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2201      	movs	r2, #1
 800af60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800af64:	f7fd fec4 	bl	8008cf0 <HAL_GetTick>
 800af68:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	2319      	movs	r3, #25
 800af70:	2201      	movs	r2, #1
 800af72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800af76:	68f8      	ldr	r0, [r7, #12]
 800af78:	f000 f8fc 	bl	800b174 <I2C_WaitOnFlagUntilTimeout>
 800af7c:	4603      	mov	r3, r0
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d001      	beq.n	800af86 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800af82:	2301      	movs	r3, #1
 800af84:	e0be      	b.n	800b104 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	2221      	movs	r2, #33	; 0x21
 800af8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2210      	movs	r2, #16
 800af92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2200      	movs	r2, #0
 800af9a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	893a      	ldrh	r2, [r7, #8]
 800afa6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2200      	movs	r2, #0
 800afac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	2bff      	cmp	r3, #255	; 0xff
 800afb6:	d90e      	bls.n	800afd6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	22ff      	movs	r2, #255	; 0xff
 800afbc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afc2:	b2da      	uxtb	r2, r3
 800afc4:	8979      	ldrh	r1, [r7, #10]
 800afc6:	4b51      	ldr	r3, [pc, #324]	; (800b10c <HAL_I2C_Master_Transmit+0x1e0>)
 800afc8:	9300      	str	r3, [sp, #0]
 800afca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800afce:	68f8      	ldr	r0, [r7, #12]
 800afd0:	f000 f9f2 	bl	800b3b8 <I2C_TransferConfig>
 800afd4:	e06c      	b.n	800b0b0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afda:	b29a      	uxth	r2, r3
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afe4:	b2da      	uxtb	r2, r3
 800afe6:	8979      	ldrh	r1, [r7, #10]
 800afe8:	4b48      	ldr	r3, [pc, #288]	; (800b10c <HAL_I2C_Master_Transmit+0x1e0>)
 800afea:	9300      	str	r3, [sp, #0]
 800afec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800aff0:	68f8      	ldr	r0, [r7, #12]
 800aff2:	f000 f9e1 	bl	800b3b8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800aff6:	e05b      	b.n	800b0b0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aff8:	697a      	ldr	r2, [r7, #20]
 800affa:	6a39      	ldr	r1, [r7, #32]
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f000 f8f9 	bl	800b1f4 <I2C_WaitOnTXISFlagUntilTimeout>
 800b002:	4603      	mov	r3, r0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d001      	beq.n	800b00c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800b008:	2301      	movs	r3, #1
 800b00a:	e07b      	b.n	800b104 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b010:	781a      	ldrb	r2, [r3, #0]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b01c:	1c5a      	adds	r2, r3, #1
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b026:	b29b      	uxth	r3, r3
 800b028:	3b01      	subs	r3, #1
 800b02a:	b29a      	uxth	r2, r3
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b034:	3b01      	subs	r3, #1
 800b036:	b29a      	uxth	r2, r3
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b040:	b29b      	uxth	r3, r3
 800b042:	2b00      	cmp	r3, #0
 800b044:	d034      	beq.n	800b0b0 <HAL_I2C_Master_Transmit+0x184>
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d130      	bne.n	800b0b0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	6a3b      	ldr	r3, [r7, #32]
 800b054:	2200      	movs	r2, #0
 800b056:	2180      	movs	r1, #128	; 0x80
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f000 f88b 	bl	800b174 <I2C_WaitOnFlagUntilTimeout>
 800b05e:	4603      	mov	r3, r0
 800b060:	2b00      	cmp	r3, #0
 800b062:	d001      	beq.n	800b068 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	e04d      	b.n	800b104 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	2bff      	cmp	r3, #255	; 0xff
 800b070:	d90e      	bls.n	800b090 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	22ff      	movs	r2, #255	; 0xff
 800b076:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b07c:	b2da      	uxtb	r2, r3
 800b07e:	8979      	ldrh	r1, [r7, #10]
 800b080:	2300      	movs	r3, #0
 800b082:	9300      	str	r3, [sp, #0]
 800b084:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b088:	68f8      	ldr	r0, [r7, #12]
 800b08a:	f000 f995 	bl	800b3b8 <I2C_TransferConfig>
 800b08e:	e00f      	b.n	800b0b0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b094:	b29a      	uxth	r2, r3
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b09e:	b2da      	uxtb	r2, r3
 800b0a0:	8979      	ldrh	r1, [r7, #10]
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	9300      	str	r3, [sp, #0]
 800b0a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b0aa:	68f8      	ldr	r0, [r7, #12]
 800b0ac:	f000 f984 	bl	800b3b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0b4:	b29b      	uxth	r3, r3
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d19e      	bne.n	800aff8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b0ba:	697a      	ldr	r2, [r7, #20]
 800b0bc:	6a39      	ldr	r1, [r7, #32]
 800b0be:	68f8      	ldr	r0, [r7, #12]
 800b0c0:	f000 f8d8 	bl	800b274 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d001      	beq.n	800b0ce <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	e01a      	b.n	800b104 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	6859      	ldr	r1, [r3, #4]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681a      	ldr	r2, [r3, #0]
 800b0e0:	4b0b      	ldr	r3, [pc, #44]	; (800b110 <HAL_I2C_Master_Transmit+0x1e4>)
 800b0e2:	400b      	ands	r3, r1
 800b0e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	2220      	movs	r2, #32
 800b0ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b0fe:	2300      	movs	r3, #0
 800b100:	e000      	b.n	800b104 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800b102:	2302      	movs	r3, #2
  }
}
 800b104:	4618      	mov	r0, r3
 800b106:	3718      	adds	r7, #24
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}
 800b10c:	80002000 	.word	0x80002000
 800b110:	fe00e800 	.word	0xfe00e800

0800b114 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800b114:	b480      	push	{r7}
 800b116:	b083      	sub	sp, #12
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800b120:	4618      	mov	r0, r3
 800b122:	370c      	adds	r7, #12
 800b124:	46bd      	mov	sp, r7
 800b126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12a:	4770      	bx	lr

0800b12c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	699b      	ldr	r3, [r3, #24]
 800b13a:	f003 0302 	and.w	r3, r3, #2
 800b13e:	2b02      	cmp	r3, #2
 800b140:	d103      	bne.n	800b14a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2200      	movs	r2, #0
 800b148:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	699b      	ldr	r3, [r3, #24]
 800b150:	f003 0301 	and.w	r3, r3, #1
 800b154:	2b01      	cmp	r3, #1
 800b156:	d007      	beq.n	800b168 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	699a      	ldr	r2, [r3, #24]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f042 0201 	orr.w	r2, r2, #1
 800b166:	619a      	str	r2, [r3, #24]
  }
}
 800b168:	bf00      	nop
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr

0800b174 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	60f8      	str	r0, [r7, #12]
 800b17c:	60b9      	str	r1, [r7, #8]
 800b17e:	603b      	str	r3, [r7, #0]
 800b180:	4613      	mov	r3, r2
 800b182:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b184:	e022      	b.n	800b1cc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b18c:	d01e      	beq.n	800b1cc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b18e:	f7fd fdaf 	bl	8008cf0 <HAL_GetTick>
 800b192:	4602      	mov	r2, r0
 800b194:	69bb      	ldr	r3, [r7, #24]
 800b196:	1ad3      	subs	r3, r2, r3
 800b198:	683a      	ldr	r2, [r7, #0]
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d302      	bcc.n	800b1a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d113      	bne.n	800b1cc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1a8:	f043 0220 	orr.w	r2, r3, #32
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2220      	movs	r2, #32
 800b1b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	e00f      	b.n	800b1ec <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	699a      	ldr	r2, [r3, #24]
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	4013      	ands	r3, r2
 800b1d6:	68ba      	ldr	r2, [r7, #8]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	bf0c      	ite	eq
 800b1dc:	2301      	moveq	r3, #1
 800b1de:	2300      	movne	r3, #0
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	79fb      	ldrb	r3, [r7, #7]
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d0cd      	beq.n	800b186 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b1ea:	2300      	movs	r3, #0
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b084      	sub	sp, #16
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b200:	e02c      	b.n	800b25c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b202:	687a      	ldr	r2, [r7, #4]
 800b204:	68b9      	ldr	r1, [r7, #8]
 800b206:	68f8      	ldr	r0, [r7, #12]
 800b208:	f000 f870 	bl	800b2ec <I2C_IsAcknowledgeFailed>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d001      	beq.n	800b216 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b212:	2301      	movs	r3, #1
 800b214:	e02a      	b.n	800b26c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b21c:	d01e      	beq.n	800b25c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b21e:	f7fd fd67 	bl	8008cf0 <HAL_GetTick>
 800b222:	4602      	mov	r2, r0
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	1ad3      	subs	r3, r2, r3
 800b228:	68ba      	ldr	r2, [r7, #8]
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d302      	bcc.n	800b234 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d113      	bne.n	800b25c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b238:	f043 0220 	orr.w	r2, r3, #32
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	2220      	movs	r2, #32
 800b244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2200      	movs	r2, #0
 800b24c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2200      	movs	r2, #0
 800b254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800b258:	2301      	movs	r3, #1
 800b25a:	e007      	b.n	800b26c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	699b      	ldr	r3, [r3, #24]
 800b262:	f003 0302 	and.w	r3, r3, #2
 800b266:	2b02      	cmp	r3, #2
 800b268:	d1cb      	bne.n	800b202 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	3710      	adds	r7, #16
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
 800b27a:	60f8      	str	r0, [r7, #12]
 800b27c:	60b9      	str	r1, [r7, #8]
 800b27e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b280:	e028      	b.n	800b2d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	68b9      	ldr	r1, [r7, #8]
 800b286:	68f8      	ldr	r0, [r7, #12]
 800b288:	f000 f830 	bl	800b2ec <I2C_IsAcknowledgeFailed>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d001      	beq.n	800b296 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b292:	2301      	movs	r3, #1
 800b294:	e026      	b.n	800b2e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b296:	f7fd fd2b 	bl	8008cf0 <HAL_GetTick>
 800b29a:	4602      	mov	r2, r0
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	68ba      	ldr	r2, [r7, #8]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d302      	bcc.n	800b2ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d113      	bne.n	800b2d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2b0:	f043 0220 	orr.w	r2, r3, #32
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2220      	movs	r2, #32
 800b2bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e007      	b.n	800b2e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	699b      	ldr	r3, [r3, #24]
 800b2da:	f003 0320 	and.w	r3, r3, #32
 800b2de:	2b20      	cmp	r3, #32
 800b2e0:	d1cf      	bne.n	800b282 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800b2e2:	2300      	movs	r3, #0
}
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	3710      	adds	r7, #16
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}

0800b2ec <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	699b      	ldr	r3, [r3, #24]
 800b2fe:	f003 0310 	and.w	r3, r3, #16
 800b302:	2b10      	cmp	r3, #16
 800b304:	d151      	bne.n	800b3aa <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b306:	e022      	b.n	800b34e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b30e:	d01e      	beq.n	800b34e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b310:	f7fd fcee 	bl	8008cf0 <HAL_GetTick>
 800b314:	4602      	mov	r2, r0
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	1ad3      	subs	r3, r2, r3
 800b31a:	68ba      	ldr	r2, [r7, #8]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d302      	bcc.n	800b326 <I2C_IsAcknowledgeFailed+0x3a>
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d113      	bne.n	800b34e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b32a:	f043 0220 	orr.w	r2, r3, #32
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2220      	movs	r2, #32
 800b336:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2200      	movs	r2, #0
 800b33e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2200      	movs	r2, #0
 800b346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	e02e      	b.n	800b3ac <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	699b      	ldr	r3, [r3, #24]
 800b354:	f003 0320 	and.w	r3, r3, #32
 800b358:	2b20      	cmp	r3, #32
 800b35a:	d1d5      	bne.n	800b308 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	2210      	movs	r2, #16
 800b362:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	2220      	movs	r2, #32
 800b36a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b36c:	68f8      	ldr	r0, [r7, #12]
 800b36e:	f7ff fedd 	bl	800b12c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	6859      	ldr	r1, [r3, #4]
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	4b0d      	ldr	r3, [pc, #52]	; (800b3b4 <I2C_IsAcknowledgeFailed+0xc8>)
 800b37e:	400b      	ands	r3, r1
 800b380:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b386:	f043 0204 	orr.w	r2, r3, #4
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2220      	movs	r2, #32
 800b392:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	2200      	movs	r2, #0
 800b39a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	e000      	b.n	800b3ac <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800b3aa:	2300      	movs	r3, #0
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3710      	adds	r7, #16
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	fe00e800 	.word	0xfe00e800

0800b3b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	b085      	sub	sp, #20
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	607b      	str	r3, [r7, #4]
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	817b      	strh	r3, [r7, #10]
 800b3c6:	4613      	mov	r3, r2
 800b3c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	685a      	ldr	r2, [r3, #4]
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	0d5b      	lsrs	r3, r3, #21
 800b3d4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800b3d8:	4b0d      	ldr	r3, [pc, #52]	; (800b410 <I2C_TransferConfig+0x58>)
 800b3da:	430b      	orrs	r3, r1
 800b3dc:	43db      	mvns	r3, r3
 800b3de:	ea02 0103 	and.w	r1, r2, r3
 800b3e2:	897b      	ldrh	r3, [r7, #10]
 800b3e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b3e8:	7a7b      	ldrb	r3, [r7, #9]
 800b3ea:	041b      	lsls	r3, r3, #16
 800b3ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b3f0:	431a      	orrs	r2, r3
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	431a      	orrs	r2, r3
 800b3f6:	69bb      	ldr	r3, [r7, #24]
 800b3f8:	431a      	orrs	r2, r3
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	430a      	orrs	r2, r1
 800b400:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800b402:	bf00      	nop
 800b404:	3714      	adds	r7, #20
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	03ff63ff 	.word	0x03ff63ff

0800b414 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b414:	b480      	push	{r7}
 800b416:	b083      	sub	sp, #12
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b424:	b2db      	uxtb	r3, r3
 800b426:	2b20      	cmp	r3, #32
 800b428:	d138      	bne.n	800b49c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b430:	2b01      	cmp	r3, #1
 800b432:	d101      	bne.n	800b438 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b434:	2302      	movs	r3, #2
 800b436:	e032      	b.n	800b49e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2224      	movs	r2, #36	; 0x24
 800b444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	681a      	ldr	r2, [r3, #0]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f022 0201 	bic.w	r2, r2, #1
 800b456:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	681a      	ldr	r2, [r3, #0]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b466:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	6819      	ldr	r1, [r3, #0]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	683a      	ldr	r2, [r7, #0]
 800b474:	430a      	orrs	r2, r1
 800b476:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f042 0201 	orr.w	r2, r2, #1
 800b486:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2220      	movs	r2, #32
 800b48c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2200      	movs	r2, #0
 800b494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b498:	2300      	movs	r3, #0
 800b49a:	e000      	b.n	800b49e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b49c:	2302      	movs	r3, #2
  }
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	370c      	adds	r7, #12
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr

0800b4aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b4aa:	b480      	push	{r7}
 800b4ac:	b085      	sub	sp, #20
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
 800b4b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b4ba:	b2db      	uxtb	r3, r3
 800b4bc:	2b20      	cmp	r3, #32
 800b4be:	d139      	bne.n	800b534 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b4c6:	2b01      	cmp	r3, #1
 800b4c8:	d101      	bne.n	800b4ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b4ca:	2302      	movs	r3, #2
 800b4cc:	e033      	b.n	800b536 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2224      	movs	r2, #36	; 0x24
 800b4da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f022 0201 	bic.w	r2, r2, #1
 800b4ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b4fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	021b      	lsls	r3, r3, #8
 800b502:	68fa      	ldr	r2, [r7, #12]
 800b504:	4313      	orrs	r3, r2
 800b506:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	68fa      	ldr	r2, [r7, #12]
 800b50e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f042 0201 	orr.w	r2, r2, #1
 800b51e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2220      	movs	r2, #32
 800b524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b530:	2300      	movs	r3, #0
 800b532:	e000      	b.n	800b536 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b534:	2302      	movs	r3, #2
  }
}
 800b536:	4618      	mov	r0, r3
 800b538:	3714      	adds	r7, #20
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr
	...

0800b544 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b544:	b480      	push	{r7}
 800b546:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b548:	4b04      	ldr	r3, [pc, #16]	; (800b55c <HAL_PWREx_GetVoltageRange+0x18>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b550:	4618      	mov	r0, r3
 800b552:	46bd      	mov	sp, r7
 800b554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b558:	4770      	bx	lr
 800b55a:	bf00      	nop
 800b55c:	40007000 	.word	0x40007000

0800b560 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b560:	b480      	push	{r7}
 800b562:	b085      	sub	sp, #20
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b56e:	d130      	bne.n	800b5d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b570:	4b23      	ldr	r3, [pc, #140]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b57c:	d038      	beq.n	800b5f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b57e:	4b20      	ldr	r3, [pc, #128]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b586:	4a1e      	ldr	r2, [pc, #120]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b588:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b58c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b58e:	4b1d      	ldr	r3, [pc, #116]	; (800b604 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	2232      	movs	r2, #50	; 0x32
 800b594:	fb02 f303 	mul.w	r3, r2, r3
 800b598:	4a1b      	ldr	r2, [pc, #108]	; (800b608 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b59a:	fba2 2303 	umull	r2, r3, r2, r3
 800b59e:	0c9b      	lsrs	r3, r3, #18
 800b5a0:	3301      	adds	r3, #1
 800b5a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b5a4:	e002      	b.n	800b5ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	3b01      	subs	r3, #1
 800b5aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b5ac:	4b14      	ldr	r3, [pc, #80]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5ae:	695b      	ldr	r3, [r3, #20]
 800b5b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5b8:	d102      	bne.n	800b5c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d1f2      	bne.n	800b5a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b5c0:	4b0f      	ldr	r3, [pc, #60]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5c2:	695b      	ldr	r3, [r3, #20]
 800b5c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5cc:	d110      	bne.n	800b5f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b5ce:	2303      	movs	r3, #3
 800b5d0:	e00f      	b.n	800b5f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b5d2:	4b0b      	ldr	r3, [pc, #44]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b5da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5de:	d007      	beq.n	800b5f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b5e0:	4b07      	ldr	r3, [pc, #28]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b5e8:	4a05      	ldr	r2, [pc, #20]	; (800b600 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b5ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b5f0:	2300      	movs	r3, #0
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3714      	adds	r7, #20
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fc:	4770      	bx	lr
 800b5fe:	bf00      	nop
 800b600:	40007000 	.word	0x40007000
 800b604:	20000000 	.word	0x20000000
 800b608:	431bde83 	.word	0x431bde83

0800b60c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b088      	sub	sp, #32
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d102      	bne.n	800b620 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b61a:	2301      	movs	r3, #1
 800b61c:	f000 bc10 	b.w	800be40 <HAL_RCC_OscConfig+0x834>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b620:	4b96      	ldr	r3, [pc, #600]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b622:	689b      	ldr	r3, [r3, #8]
 800b624:	f003 030c 	and.w	r3, r3, #12
 800b628:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b62a:	4b94      	ldr	r3, [pc, #592]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b62c:	68db      	ldr	r3, [r3, #12]
 800b62e:	f003 0303 	and.w	r3, r3, #3
 800b632:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f003 0310 	and.w	r3, r3, #16
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f000 80e4 	beq.w	800b80a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b642:	69bb      	ldr	r3, [r7, #24]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d007      	beq.n	800b658 <HAL_RCC_OscConfig+0x4c>
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	2b0c      	cmp	r3, #12
 800b64c:	f040 808b 	bne.w	800b766 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	2b01      	cmp	r3, #1
 800b654:	f040 8087 	bne.w	800b766 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b658:	4b88      	ldr	r3, [pc, #544]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f003 0302 	and.w	r3, r3, #2
 800b660:	2b00      	cmp	r3, #0
 800b662:	d005      	beq.n	800b670 <HAL_RCC_OscConfig+0x64>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	699b      	ldr	r3, [r3, #24]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d101      	bne.n	800b670 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800b66c:	2301      	movs	r3, #1
 800b66e:	e3e7      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6a1a      	ldr	r2, [r3, #32]
 800b674:	4b81      	ldr	r3, [pc, #516]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f003 0308 	and.w	r3, r3, #8
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d004      	beq.n	800b68a <HAL_RCC_OscConfig+0x7e>
 800b680:	4b7e      	ldr	r3, [pc, #504]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b688:	e005      	b.n	800b696 <HAL_RCC_OscConfig+0x8a>
 800b68a:	4b7c      	ldr	r3, [pc, #496]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b68c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b690:	091b      	lsrs	r3, r3, #4
 800b692:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b696:	4293      	cmp	r3, r2
 800b698:	d223      	bcs.n	800b6e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6a1b      	ldr	r3, [r3, #32]
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f000 fd7a 	bl	800c198 <RCC_SetFlashLatencyFromMSIRange>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d001      	beq.n	800b6ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	e3c8      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b6ae:	4b73      	ldr	r3, [pc, #460]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	4a72      	ldr	r2, [pc, #456]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6b4:	f043 0308 	orr.w	r3, r3, #8
 800b6b8:	6013      	str	r3, [r2, #0]
 800b6ba:	4b70      	ldr	r3, [pc, #448]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6a1b      	ldr	r3, [r3, #32]
 800b6c6:	496d      	ldr	r1, [pc, #436]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b6cc:	4b6b      	ldr	r3, [pc, #428]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	69db      	ldr	r3, [r3, #28]
 800b6d8:	021b      	lsls	r3, r3, #8
 800b6da:	4968      	ldr	r1, [pc, #416]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	604b      	str	r3, [r1, #4]
 800b6e0:	e025      	b.n	800b72e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b6e2:	4b66      	ldr	r3, [pc, #408]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a65      	ldr	r2, [pc, #404]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6e8:	f043 0308 	orr.w	r3, r3, #8
 800b6ec:	6013      	str	r3, [r2, #0]
 800b6ee:	4b63      	ldr	r3, [pc, #396]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	4960      	ldr	r1, [pc, #384]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b700:	4b5e      	ldr	r3, [pc, #376]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	69db      	ldr	r3, [r3, #28]
 800b70c:	021b      	lsls	r3, r3, #8
 800b70e:	495b      	ldr	r1, [pc, #364]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b710:	4313      	orrs	r3, r2
 800b712:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b714:	69bb      	ldr	r3, [r7, #24]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d109      	bne.n	800b72e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6a1b      	ldr	r3, [r3, #32]
 800b71e:	4618      	mov	r0, r3
 800b720:	f000 fd3a 	bl	800c198 <RCC_SetFlashLatencyFromMSIRange>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d001      	beq.n	800b72e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800b72a:	2301      	movs	r3, #1
 800b72c:	e388      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b72e:	f000 fc6f 	bl	800c010 <HAL_RCC_GetSysClockFreq>
 800b732:	4602      	mov	r2, r0
 800b734:	4b51      	ldr	r3, [pc, #324]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	091b      	lsrs	r3, r3, #4
 800b73a:	f003 030f 	and.w	r3, r3, #15
 800b73e:	4950      	ldr	r1, [pc, #320]	; (800b880 <HAL_RCC_OscConfig+0x274>)
 800b740:	5ccb      	ldrb	r3, [r1, r3]
 800b742:	f003 031f 	and.w	r3, r3, #31
 800b746:	fa22 f303 	lsr.w	r3, r2, r3
 800b74a:	4a4e      	ldr	r2, [pc, #312]	; (800b884 <HAL_RCC_OscConfig+0x278>)
 800b74c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b74e:	4b4e      	ldr	r3, [pc, #312]	; (800b888 <HAL_RCC_OscConfig+0x27c>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4618      	mov	r0, r3
 800b754:	f7fd fa7c 	bl	8008c50 <HAL_InitTick>
 800b758:	4603      	mov	r3, r0
 800b75a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b75c:	7bfb      	ldrb	r3, [r7, #15]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d052      	beq.n	800b808 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800b762:	7bfb      	ldrb	r3, [r7, #15]
 800b764:	e36c      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	699b      	ldr	r3, [r3, #24]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d032      	beq.n	800b7d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b76e:	4b43      	ldr	r3, [pc, #268]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	4a42      	ldr	r2, [pc, #264]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b774:	f043 0301 	orr.w	r3, r3, #1
 800b778:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b77a:	f7fd fab9 	bl	8008cf0 <HAL_GetTick>
 800b77e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b780:	e008      	b.n	800b794 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b782:	f7fd fab5 	bl	8008cf0 <HAL_GetTick>
 800b786:	4602      	mov	r2, r0
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	1ad3      	subs	r3, r2, r3
 800b78c:	2b02      	cmp	r3, #2
 800b78e:	d901      	bls.n	800b794 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800b790:	2303      	movs	r3, #3
 800b792:	e355      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b794:	4b39      	ldr	r3, [pc, #228]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f003 0302 	and.w	r3, r3, #2
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d0f0      	beq.n	800b782 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b7a0:	4b36      	ldr	r3, [pc, #216]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a35      	ldr	r2, [pc, #212]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7a6:	f043 0308 	orr.w	r3, r3, #8
 800b7aa:	6013      	str	r3, [r2, #0]
 800b7ac:	4b33      	ldr	r3, [pc, #204]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6a1b      	ldr	r3, [r3, #32]
 800b7b8:	4930      	ldr	r1, [pc, #192]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b7be:	4b2f      	ldr	r3, [pc, #188]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	69db      	ldr	r3, [r3, #28]
 800b7ca:	021b      	lsls	r3, r3, #8
 800b7cc:	492b      	ldr	r1, [pc, #172]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	604b      	str	r3, [r1, #4]
 800b7d2:	e01a      	b.n	800b80a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b7d4:	4b29      	ldr	r3, [pc, #164]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4a28      	ldr	r2, [pc, #160]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7da:	f023 0301 	bic.w	r3, r3, #1
 800b7de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b7e0:	f7fd fa86 	bl	8008cf0 <HAL_GetTick>
 800b7e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b7e6:	e008      	b.n	800b7fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b7e8:	f7fd fa82 	bl	8008cf0 <HAL_GetTick>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	1ad3      	subs	r3, r2, r3
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	d901      	bls.n	800b7fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800b7f6:	2303      	movs	r3, #3
 800b7f8:	e322      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b7fa:	4b20      	ldr	r3, [pc, #128]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f003 0302 	and.w	r3, r3, #2
 800b802:	2b00      	cmp	r3, #0
 800b804:	d1f0      	bne.n	800b7e8 <HAL_RCC_OscConfig+0x1dc>
 800b806:	e000      	b.n	800b80a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b808:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	f003 0301 	and.w	r3, r3, #1
 800b812:	2b00      	cmp	r3, #0
 800b814:	d073      	beq.n	800b8fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	2b08      	cmp	r3, #8
 800b81a:	d005      	beq.n	800b828 <HAL_RCC_OscConfig+0x21c>
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	2b0c      	cmp	r3, #12
 800b820:	d10e      	bne.n	800b840 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b822:	697b      	ldr	r3, [r7, #20]
 800b824:	2b03      	cmp	r3, #3
 800b826:	d10b      	bne.n	800b840 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b828:	4b14      	ldr	r3, [pc, #80]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b830:	2b00      	cmp	r3, #0
 800b832:	d063      	beq.n	800b8fc <HAL_RCC_OscConfig+0x2f0>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d15f      	bne.n	800b8fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800b83c:	2301      	movs	r3, #1
 800b83e:	e2ff      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b848:	d106      	bne.n	800b858 <HAL_RCC_OscConfig+0x24c>
 800b84a:	4b0c      	ldr	r3, [pc, #48]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a0b      	ldr	r2, [pc, #44]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b854:	6013      	str	r3, [r2, #0]
 800b856:	e025      	b.n	800b8a4 <HAL_RCC_OscConfig+0x298>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b860:	d114      	bne.n	800b88c <HAL_RCC_OscConfig+0x280>
 800b862:	4b06      	ldr	r3, [pc, #24]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a05      	ldr	r2, [pc, #20]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b86c:	6013      	str	r3, [r2, #0]
 800b86e:	4b03      	ldr	r3, [pc, #12]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a02      	ldr	r2, [pc, #8]	; (800b87c <HAL_RCC_OscConfig+0x270>)
 800b874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b878:	6013      	str	r3, [r2, #0]
 800b87a:	e013      	b.n	800b8a4 <HAL_RCC_OscConfig+0x298>
 800b87c:	40021000 	.word	0x40021000
 800b880:	08011624 	.word	0x08011624
 800b884:	20000000 	.word	0x20000000
 800b888:	20000004 	.word	0x20000004
 800b88c:	4ba0      	ldr	r3, [pc, #640]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a9f      	ldr	r2, [pc, #636]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b896:	6013      	str	r3, [r2, #0]
 800b898:	4b9d      	ldr	r3, [pc, #628]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	4a9c      	ldr	r2, [pc, #624]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b89e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b8a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d013      	beq.n	800b8d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8ac:	f7fd fa20 	bl	8008cf0 <HAL_GetTick>
 800b8b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b8b2:	e008      	b.n	800b8c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8b4:	f7fd fa1c 	bl	8008cf0 <HAL_GetTick>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	1ad3      	subs	r3, r2, r3
 800b8be:	2b64      	cmp	r3, #100	; 0x64
 800b8c0:	d901      	bls.n	800b8c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800b8c2:	2303      	movs	r3, #3
 800b8c4:	e2bc      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b8c6:	4b92      	ldr	r3, [pc, #584]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d0f0      	beq.n	800b8b4 <HAL_RCC_OscConfig+0x2a8>
 800b8d2:	e014      	b.n	800b8fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8d4:	f7fd fa0c 	bl	8008cf0 <HAL_GetTick>
 800b8d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b8da:	e008      	b.n	800b8ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8dc:	f7fd fa08 	bl	8008cf0 <HAL_GetTick>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	1ad3      	subs	r3, r2, r3
 800b8e6:	2b64      	cmp	r3, #100	; 0x64
 800b8e8:	d901      	bls.n	800b8ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b8ea:	2303      	movs	r3, #3
 800b8ec:	e2a8      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b8ee:	4b88      	ldr	r3, [pc, #544]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d1f0      	bne.n	800b8dc <HAL_RCC_OscConfig+0x2d0>
 800b8fa:	e000      	b.n	800b8fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b8fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f003 0302 	and.w	r3, r3, #2
 800b906:	2b00      	cmp	r3, #0
 800b908:	d060      	beq.n	800b9cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b90a:	69bb      	ldr	r3, [r7, #24]
 800b90c:	2b04      	cmp	r3, #4
 800b90e:	d005      	beq.n	800b91c <HAL_RCC_OscConfig+0x310>
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	2b0c      	cmp	r3, #12
 800b914:	d119      	bne.n	800b94a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	2b02      	cmp	r3, #2
 800b91a:	d116      	bne.n	800b94a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b91c:	4b7c      	ldr	r3, [pc, #496]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b924:	2b00      	cmp	r3, #0
 800b926:	d005      	beq.n	800b934 <HAL_RCC_OscConfig+0x328>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d101      	bne.n	800b934 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	e285      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b934:	4b76      	ldr	r3, [pc, #472]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	691b      	ldr	r3, [r3, #16]
 800b940:	061b      	lsls	r3, r3, #24
 800b942:	4973      	ldr	r1, [pc, #460]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b944:	4313      	orrs	r3, r2
 800b946:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b948:	e040      	b.n	800b9cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	68db      	ldr	r3, [r3, #12]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d023      	beq.n	800b99a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b952:	4b6f      	ldr	r3, [pc, #444]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	4a6e      	ldr	r2, [pc, #440]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b95c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b95e:	f7fd f9c7 	bl	8008cf0 <HAL_GetTick>
 800b962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b964:	e008      	b.n	800b978 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b966:	f7fd f9c3 	bl	8008cf0 <HAL_GetTick>
 800b96a:	4602      	mov	r2, r0
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	1ad3      	subs	r3, r2, r3
 800b970:	2b02      	cmp	r3, #2
 800b972:	d901      	bls.n	800b978 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b974:	2303      	movs	r3, #3
 800b976:	e263      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b978:	4b65      	ldr	r3, [pc, #404]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b980:	2b00      	cmp	r3, #0
 800b982:	d0f0      	beq.n	800b966 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b984:	4b62      	ldr	r3, [pc, #392]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b986:	685b      	ldr	r3, [r3, #4]
 800b988:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	691b      	ldr	r3, [r3, #16]
 800b990:	061b      	lsls	r3, r3, #24
 800b992:	495f      	ldr	r1, [pc, #380]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b994:	4313      	orrs	r3, r2
 800b996:	604b      	str	r3, [r1, #4]
 800b998:	e018      	b.n	800b9cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b99a:	4b5d      	ldr	r3, [pc, #372]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a5c      	ldr	r2, [pc, #368]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b9a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b9a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9a6:	f7fd f9a3 	bl	8008cf0 <HAL_GetTick>
 800b9aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b9ac:	e008      	b.n	800b9c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b9ae:	f7fd f99f 	bl	8008cf0 <HAL_GetTick>
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	1ad3      	subs	r3, r2, r3
 800b9b8:	2b02      	cmp	r3, #2
 800b9ba:	d901      	bls.n	800b9c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b9bc:	2303      	movs	r3, #3
 800b9be:	e23f      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b9c0:	4b53      	ldr	r3, [pc, #332]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1f0      	bne.n	800b9ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0308 	and.w	r3, r3, #8
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d03c      	beq.n	800ba52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	695b      	ldr	r3, [r3, #20]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d01c      	beq.n	800ba1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b9e0:	4b4b      	ldr	r3, [pc, #300]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b9e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9e6:	4a4a      	ldr	r2, [pc, #296]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800b9e8:	f043 0301 	orr.w	r3, r3, #1
 800b9ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9f0:	f7fd f97e 	bl	8008cf0 <HAL_GetTick>
 800b9f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b9f6:	e008      	b.n	800ba0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9f8:	f7fd f97a 	bl	8008cf0 <HAL_GetTick>
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	1ad3      	subs	r3, r2, r3
 800ba02:	2b02      	cmp	r3, #2
 800ba04:	d901      	bls.n	800ba0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800ba06:	2303      	movs	r3, #3
 800ba08:	e21a      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ba0a:	4b41      	ldr	r3, [pc, #260]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba10:	f003 0302 	and.w	r3, r3, #2
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d0ef      	beq.n	800b9f8 <HAL_RCC_OscConfig+0x3ec>
 800ba18:	e01b      	b.n	800ba52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ba1a:	4b3d      	ldr	r3, [pc, #244]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba20:	4a3b      	ldr	r2, [pc, #236]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba22:	f023 0301 	bic.w	r3, r3, #1
 800ba26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba2a:	f7fd f961 	bl	8008cf0 <HAL_GetTick>
 800ba2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ba30:	e008      	b.n	800ba44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ba32:	f7fd f95d 	bl	8008cf0 <HAL_GetTick>
 800ba36:	4602      	mov	r2, r0
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	1ad3      	subs	r3, r2, r3
 800ba3c:	2b02      	cmp	r3, #2
 800ba3e:	d901      	bls.n	800ba44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800ba40:	2303      	movs	r3, #3
 800ba42:	e1fd      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ba44:	4b32      	ldr	r3, [pc, #200]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba4a:	f003 0302 	and.w	r3, r3, #2
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d1ef      	bne.n	800ba32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f003 0304 	and.w	r3, r3, #4
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	f000 80a6 	beq.w	800bbac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ba60:	2300      	movs	r3, #0
 800ba62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800ba64:	4b2a      	ldr	r3, [pc, #168]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d10d      	bne.n	800ba8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ba70:	4b27      	ldr	r3, [pc, #156]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba74:	4a26      	ldr	r2, [pc, #152]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba7a:	6593      	str	r3, [r2, #88]	; 0x58
 800ba7c:	4b24      	ldr	r3, [pc, #144]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800ba7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba84:	60bb      	str	r3, [r7, #8]
 800ba86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ba88:	2301      	movs	r3, #1
 800ba8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ba8c:	4b21      	ldr	r3, [pc, #132]	; (800bb14 <HAL_RCC_OscConfig+0x508>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d118      	bne.n	800baca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ba98:	4b1e      	ldr	r3, [pc, #120]	; (800bb14 <HAL_RCC_OscConfig+0x508>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a1d      	ldr	r2, [pc, #116]	; (800bb14 <HAL_RCC_OscConfig+0x508>)
 800ba9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800baa2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800baa4:	f7fd f924 	bl	8008cf0 <HAL_GetTick>
 800baa8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800baaa:	e008      	b.n	800babe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800baac:	f7fd f920 	bl	8008cf0 <HAL_GetTick>
 800bab0:	4602      	mov	r2, r0
 800bab2:	693b      	ldr	r3, [r7, #16]
 800bab4:	1ad3      	subs	r3, r2, r3
 800bab6:	2b02      	cmp	r3, #2
 800bab8:	d901      	bls.n	800babe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800baba:	2303      	movs	r3, #3
 800babc:	e1c0      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800babe:	4b15      	ldr	r3, [pc, #84]	; (800bb14 <HAL_RCC_OscConfig+0x508>)
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d0f0      	beq.n	800baac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	689b      	ldr	r3, [r3, #8]
 800bace:	2b01      	cmp	r3, #1
 800bad0:	d108      	bne.n	800bae4 <HAL_RCC_OscConfig+0x4d8>
 800bad2:	4b0f      	ldr	r3, [pc, #60]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800bad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bad8:	4a0d      	ldr	r2, [pc, #52]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800bada:	f043 0301 	orr.w	r3, r3, #1
 800bade:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bae2:	e029      	b.n	800bb38 <HAL_RCC_OscConfig+0x52c>
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	689b      	ldr	r3, [r3, #8]
 800bae8:	2b05      	cmp	r3, #5
 800baea:	d115      	bne.n	800bb18 <HAL_RCC_OscConfig+0x50c>
 800baec:	4b08      	ldr	r3, [pc, #32]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800baee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baf2:	4a07      	ldr	r2, [pc, #28]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800baf4:	f043 0304 	orr.w	r3, r3, #4
 800baf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bafc:	4b04      	ldr	r3, [pc, #16]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800bafe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb02:	4a03      	ldr	r2, [pc, #12]	; (800bb10 <HAL_RCC_OscConfig+0x504>)
 800bb04:	f043 0301 	orr.w	r3, r3, #1
 800bb08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bb0c:	e014      	b.n	800bb38 <HAL_RCC_OscConfig+0x52c>
 800bb0e:	bf00      	nop
 800bb10:	40021000 	.word	0x40021000
 800bb14:	40007000 	.word	0x40007000
 800bb18:	4b9a      	ldr	r3, [pc, #616]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bb1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb1e:	4a99      	ldr	r2, [pc, #612]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bb20:	f023 0301 	bic.w	r3, r3, #1
 800bb24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bb28:	4b96      	ldr	r3, [pc, #600]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bb2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb2e:	4a95      	ldr	r2, [pc, #596]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bb30:	f023 0304 	bic.w	r3, r3, #4
 800bb34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d016      	beq.n	800bb6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb40:	f7fd f8d6 	bl	8008cf0 <HAL_GetTick>
 800bb44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb46:	e00a      	b.n	800bb5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb48:	f7fd f8d2 	bl	8008cf0 <HAL_GetTick>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	1ad3      	subs	r3, r2, r3
 800bb52:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d901      	bls.n	800bb5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	e170      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb5e:	4b89      	ldr	r3, [pc, #548]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bb60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb64:	f003 0302 	and.w	r3, r3, #2
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d0ed      	beq.n	800bb48 <HAL_RCC_OscConfig+0x53c>
 800bb6c:	e015      	b.n	800bb9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb6e:	f7fd f8bf 	bl	8008cf0 <HAL_GetTick>
 800bb72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bb74:	e00a      	b.n	800bb8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb76:	f7fd f8bb 	bl	8008cf0 <HAL_GetTick>
 800bb7a:	4602      	mov	r2, r0
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	1ad3      	subs	r3, r2, r3
 800bb80:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d901      	bls.n	800bb8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800bb88:	2303      	movs	r3, #3
 800bb8a:	e159      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bb8c:	4b7d      	ldr	r3, [pc, #500]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bb8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb92:	f003 0302 	and.w	r3, r3, #2
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1ed      	bne.n	800bb76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bb9a:	7ffb      	ldrb	r3, [r7, #31]
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d105      	bne.n	800bbac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bba0:	4b78      	ldr	r3, [pc, #480]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bba4:	4a77      	ldr	r2, [pc, #476]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bbaa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f003 0320 	and.w	r3, r3, #32
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d03c      	beq.n	800bc32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d01c      	beq.n	800bbfa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bbc0:	4b70      	ldr	r3, [pc, #448]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bbc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bbc6:	4a6f      	ldr	r2, [pc, #444]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bbc8:	f043 0301 	orr.w	r3, r3, #1
 800bbcc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbd0:	f7fd f88e 	bl	8008cf0 <HAL_GetTick>
 800bbd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bbd6:	e008      	b.n	800bbea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bbd8:	f7fd f88a 	bl	8008cf0 <HAL_GetTick>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	1ad3      	subs	r3, r2, r3
 800bbe2:	2b02      	cmp	r3, #2
 800bbe4:	d901      	bls.n	800bbea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800bbe6:	2303      	movs	r3, #3
 800bbe8:	e12a      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bbea:	4b66      	ldr	r3, [pc, #408]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bbec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bbf0:	f003 0302 	and.w	r3, r3, #2
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d0ef      	beq.n	800bbd8 <HAL_RCC_OscConfig+0x5cc>
 800bbf8:	e01b      	b.n	800bc32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bbfa:	4b62      	ldr	r3, [pc, #392]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bbfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc00:	4a60      	ldr	r2, [pc, #384]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bc02:	f023 0301 	bic.w	r3, r3, #1
 800bc06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc0a:	f7fd f871 	bl	8008cf0 <HAL_GetTick>
 800bc0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bc10:	e008      	b.n	800bc24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bc12:	f7fd f86d 	bl	8008cf0 <HAL_GetTick>
 800bc16:	4602      	mov	r2, r0
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	1ad3      	subs	r3, r2, r3
 800bc1c:	2b02      	cmp	r3, #2
 800bc1e:	d901      	bls.n	800bc24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800bc20:	2303      	movs	r3, #3
 800bc22:	e10d      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bc24:	4b57      	ldr	r3, [pc, #348]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bc26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc2a:	f003 0302 	and.w	r3, r3, #2
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d1ef      	bne.n	800bc12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	f000 8101 	beq.w	800be3e <HAL_RCC_OscConfig+0x832>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc40:	2b02      	cmp	r3, #2
 800bc42:	f040 80c9 	bne.w	800bdd8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800bc46:	4b4f      	ldr	r3, [pc, #316]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bc48:	68db      	ldr	r3, [r3, #12]
 800bc4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	f003 0203 	and.w	r2, r3, #3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d12c      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc64:	3b01      	subs	r3, #1
 800bc66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d123      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d11b      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d113      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc96:	085b      	lsrs	r3, r3, #1
 800bc98:	3b01      	subs	r3, #1
 800bc9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	d109      	bne.n	800bcb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bca0:	697b      	ldr	r3, [r7, #20]
 800bca2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcaa:	085b      	lsrs	r3, r3, #1
 800bcac:	3b01      	subs	r3, #1
 800bcae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d06b      	beq.n	800bd8c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	2b0c      	cmp	r3, #12
 800bcb8:	d062      	beq.n	800bd80 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800bcba:	4b32      	ldr	r3, [pc, #200]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d001      	beq.n	800bcca <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	e0ba      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800bcca:	4b2e      	ldr	r3, [pc, #184]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	4a2d      	ldr	r2, [pc, #180]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bcd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bcd4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800bcd6:	f7fd f80b 	bl	8008cf0 <HAL_GetTick>
 800bcda:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bcdc:	e008      	b.n	800bcf0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bcde:	f7fd f807 	bl	8008cf0 <HAL_GetTick>
 800bce2:	4602      	mov	r2, r0
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	1ad3      	subs	r3, r2, r3
 800bce8:	2b02      	cmp	r3, #2
 800bcea:	d901      	bls.n	800bcf0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800bcec:	2303      	movs	r3, #3
 800bcee:	e0a7      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bcf0:	4b24      	ldr	r3, [pc, #144]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d1f0      	bne.n	800bcde <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bcfc:	4b21      	ldr	r3, [pc, #132]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bcfe:	68da      	ldr	r2, [r3, #12]
 800bd00:	4b21      	ldr	r3, [pc, #132]	; (800bd88 <HAL_RCC_OscConfig+0x77c>)
 800bd02:	4013      	ands	r3, r2
 800bd04:	687a      	ldr	r2, [r7, #4]
 800bd06:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800bd08:	687a      	ldr	r2, [r7, #4]
 800bd0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bd0c:	3a01      	subs	r2, #1
 800bd0e:	0112      	lsls	r2, r2, #4
 800bd10:	4311      	orrs	r1, r2
 800bd12:	687a      	ldr	r2, [r7, #4]
 800bd14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bd16:	0212      	lsls	r2, r2, #8
 800bd18:	4311      	orrs	r1, r2
 800bd1a:	687a      	ldr	r2, [r7, #4]
 800bd1c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bd1e:	0852      	lsrs	r2, r2, #1
 800bd20:	3a01      	subs	r2, #1
 800bd22:	0552      	lsls	r2, r2, #21
 800bd24:	4311      	orrs	r1, r2
 800bd26:	687a      	ldr	r2, [r7, #4]
 800bd28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bd2a:	0852      	lsrs	r2, r2, #1
 800bd2c:	3a01      	subs	r2, #1
 800bd2e:	0652      	lsls	r2, r2, #25
 800bd30:	4311      	orrs	r1, r2
 800bd32:	687a      	ldr	r2, [r7, #4]
 800bd34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bd36:	06d2      	lsls	r2, r2, #27
 800bd38:	430a      	orrs	r2, r1
 800bd3a:	4912      	ldr	r1, [pc, #72]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800bd40:	4b10      	ldr	r3, [pc, #64]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a0f      	ldr	r2, [pc, #60]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bd46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bd4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bd4c:	4b0d      	ldr	r3, [pc, #52]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bd4e:	68db      	ldr	r3, [r3, #12]
 800bd50:	4a0c      	ldr	r2, [pc, #48]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bd52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bd56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800bd58:	f7fc ffca 	bl	8008cf0 <HAL_GetTick>
 800bd5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd5e:	e008      	b.n	800bd72 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd60:	f7fc ffc6 	bl	8008cf0 <HAL_GetTick>
 800bd64:	4602      	mov	r2, r0
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	1ad3      	subs	r3, r2, r3
 800bd6a:	2b02      	cmp	r3, #2
 800bd6c:	d901      	bls.n	800bd72 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800bd6e:	2303      	movs	r3, #3
 800bd70:	e066      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd72:	4b04      	ldr	r3, [pc, #16]	; (800bd84 <HAL_RCC_OscConfig+0x778>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d0f0      	beq.n	800bd60 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bd7e:	e05e      	b.n	800be3e <HAL_RCC_OscConfig+0x832>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800bd80:	2301      	movs	r3, #1
 800bd82:	e05d      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
 800bd84:	40021000 	.word	0x40021000
 800bd88:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd8c:	4b2e      	ldr	r3, [pc, #184]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d152      	bne.n	800be3e <HAL_RCC_OscConfig+0x832>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800bd98:	4b2b      	ldr	r3, [pc, #172]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4a2a      	ldr	r2, [pc, #168]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bd9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bda2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bda4:	4b28      	ldr	r3, [pc, #160]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bda6:	68db      	ldr	r3, [r3, #12]
 800bda8:	4a27      	ldr	r2, [pc, #156]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bdaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bdae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bdb0:	f7fc ff9e 	bl	8008cf0 <HAL_GetTick>
 800bdb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bdb6:	e008      	b.n	800bdca <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bdb8:	f7fc ff9a 	bl	8008cf0 <HAL_GetTick>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	1ad3      	subs	r3, r2, r3
 800bdc2:	2b02      	cmp	r3, #2
 800bdc4:	d901      	bls.n	800bdca <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	e03a      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bdca:	4b1f      	ldr	r3, [pc, #124]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d0f0      	beq.n	800bdb8 <HAL_RCC_OscConfig+0x7ac>
 800bdd6:	e032      	b.n	800be3e <HAL_RCC_OscConfig+0x832>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bdd8:	69bb      	ldr	r3, [r7, #24]
 800bdda:	2b0c      	cmp	r3, #12
 800bddc:	d02d      	beq.n	800be3a <HAL_RCC_OscConfig+0x82e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bdde:	4b1a      	ldr	r3, [pc, #104]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	4a19      	ldr	r2, [pc, #100]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bde4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bde8:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bdea:	4b17      	ldr	r3, [pc, #92]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d105      	bne.n	800be02 <HAL_RCC_OscConfig+0x7f6>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800bdf6:	4b14      	ldr	r3, [pc, #80]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bdf8:	68db      	ldr	r3, [r3, #12]
 800bdfa:	4a13      	ldr	r2, [pc, #76]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800bdfc:	f023 0303 	bic.w	r3, r3, #3
 800be00:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800be02:	4b11      	ldr	r3, [pc, #68]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800be04:	68db      	ldr	r3, [r3, #12]
 800be06:	4a10      	ldr	r2, [pc, #64]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800be08:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800be0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800be10:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be12:	f7fc ff6d 	bl	8008cf0 <HAL_GetTick>
 800be16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800be18:	e008      	b.n	800be2c <HAL_RCC_OscConfig+0x820>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be1a:	f7fc ff69 	bl	8008cf0 <HAL_GetTick>
 800be1e:	4602      	mov	r2, r0
 800be20:	693b      	ldr	r3, [r7, #16]
 800be22:	1ad3      	subs	r3, r2, r3
 800be24:	2b02      	cmp	r3, #2
 800be26:	d901      	bls.n	800be2c <HAL_RCC_OscConfig+0x820>
          {
            return HAL_TIMEOUT;
 800be28:	2303      	movs	r3, #3
 800be2a:	e009      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800be2c:	4b06      	ldr	r3, [pc, #24]	; (800be48 <HAL_RCC_OscConfig+0x83c>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be34:	2b00      	cmp	r3, #0
 800be36:	d1f0      	bne.n	800be1a <HAL_RCC_OscConfig+0x80e>
 800be38:	e001      	b.n	800be3e <HAL_RCC_OscConfig+0x832>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800be3a:	2301      	movs	r3, #1
 800be3c:	e000      	b.n	800be40 <HAL_RCC_OscConfig+0x834>
      }
    }
  }
  return HAL_OK;
 800be3e:	2300      	movs	r3, #0
}
 800be40:	4618      	mov	r0, r3
 800be42:	3720      	adds	r7, #32
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}
 800be48:	40021000 	.word	0x40021000

0800be4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d101      	bne.n	800be60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800be5c:	2301      	movs	r3, #1
 800be5e:	e0c8      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800be60:	4b66      	ldr	r3, [pc, #408]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f003 0307 	and.w	r3, r3, #7
 800be68:	683a      	ldr	r2, [r7, #0]
 800be6a:	429a      	cmp	r2, r3
 800be6c:	d910      	bls.n	800be90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800be6e:	4b63      	ldr	r3, [pc, #396]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f023 0207 	bic.w	r2, r3, #7
 800be76:	4961      	ldr	r1, [pc, #388]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	4313      	orrs	r3, r2
 800be7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800be7e:	4b5f      	ldr	r3, [pc, #380]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	f003 0307 	and.w	r3, r3, #7
 800be86:	683a      	ldr	r2, [r7, #0]
 800be88:	429a      	cmp	r2, r3
 800be8a:	d001      	beq.n	800be90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800be8c:	2301      	movs	r3, #1
 800be8e:	e0b0      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f003 0301 	and.w	r3, r3, #1
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d04c      	beq.n	800bf36 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	2b03      	cmp	r3, #3
 800bea2:	d107      	bne.n	800beb4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bea4:	4b56      	ldr	r3, [pc, #344]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800beac:	2b00      	cmp	r3, #0
 800beae:	d121      	bne.n	800bef4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800beb0:	2301      	movs	r3, #1
 800beb2:	e09e      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	685b      	ldr	r3, [r3, #4]
 800beb8:	2b02      	cmp	r3, #2
 800beba:	d107      	bne.n	800becc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bebc:	4b50      	ldr	r3, [pc, #320]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d115      	bne.n	800bef4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bec8:	2301      	movs	r3, #1
 800beca:	e092      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	685b      	ldr	r3, [r3, #4]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d107      	bne.n	800bee4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bed4:	4b4a      	ldr	r3, [pc, #296]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f003 0302 	and.w	r3, r3, #2
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d109      	bne.n	800bef4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bee0:	2301      	movs	r3, #1
 800bee2:	e086      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bee4:	4b46      	ldr	r3, [pc, #280]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800beec:	2b00      	cmp	r3, #0
 800beee:	d101      	bne.n	800bef4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bef0:	2301      	movs	r3, #1
 800bef2:	e07e      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bef4:	4b42      	ldr	r3, [pc, #264]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bef6:	689b      	ldr	r3, [r3, #8]
 800bef8:	f023 0203 	bic.w	r2, r3, #3
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	493f      	ldr	r1, [pc, #252]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bf02:	4313      	orrs	r3, r2
 800bf04:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf06:	f7fc fef3 	bl	8008cf0 <HAL_GetTick>
 800bf0a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bf0c:	e00a      	b.n	800bf24 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bf0e:	f7fc feef 	bl	8008cf0 <HAL_GetTick>
 800bf12:	4602      	mov	r2, r0
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	1ad3      	subs	r3, r2, r3
 800bf18:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d901      	bls.n	800bf24 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800bf20:	2303      	movs	r3, #3
 800bf22:	e066      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bf24:	4b36      	ldr	r3, [pc, #216]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	f003 020c 	and.w	r2, r3, #12
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	685b      	ldr	r3, [r3, #4]
 800bf30:	009b      	lsls	r3, r3, #2
 800bf32:	429a      	cmp	r2, r3
 800bf34:	d1eb      	bne.n	800bf0e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f003 0302 	and.w	r3, r3, #2
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d008      	beq.n	800bf54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bf42:	4b2f      	ldr	r3, [pc, #188]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bf44:	689b      	ldr	r3, [r3, #8]
 800bf46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	689b      	ldr	r3, [r3, #8]
 800bf4e:	492c      	ldr	r1, [pc, #176]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bf50:	4313      	orrs	r3, r2
 800bf52:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bf54:	4b29      	ldr	r3, [pc, #164]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f003 0307 	and.w	r3, r3, #7
 800bf5c:	683a      	ldr	r2, [r7, #0]
 800bf5e:	429a      	cmp	r2, r3
 800bf60:	d210      	bcs.n	800bf84 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf62:	4b26      	ldr	r3, [pc, #152]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f023 0207 	bic.w	r2, r3, #7
 800bf6a:	4924      	ldr	r1, [pc, #144]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf72:	4b22      	ldr	r3, [pc, #136]	; (800bffc <HAL_RCC_ClockConfig+0x1b0>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f003 0307 	and.w	r3, r3, #7
 800bf7a:	683a      	ldr	r2, [r7, #0]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d001      	beq.n	800bf84 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800bf80:	2301      	movs	r3, #1
 800bf82:	e036      	b.n	800bff2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	f003 0304 	and.w	r3, r3, #4
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d008      	beq.n	800bfa2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bf90:	4b1b      	ldr	r3, [pc, #108]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bf92:	689b      	ldr	r3, [r3, #8]
 800bf94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	68db      	ldr	r3, [r3, #12]
 800bf9c:	4918      	ldr	r1, [pc, #96]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f003 0308 	and.w	r3, r3, #8
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d009      	beq.n	800bfc2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bfae:	4b14      	ldr	r3, [pc, #80]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	691b      	ldr	r3, [r3, #16]
 800bfba:	00db      	lsls	r3, r3, #3
 800bfbc:	4910      	ldr	r1, [pc, #64]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bfc2:	f000 f825 	bl	800c010 <HAL_RCC_GetSysClockFreq>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	4b0d      	ldr	r3, [pc, #52]	; (800c000 <HAL_RCC_ClockConfig+0x1b4>)
 800bfca:	689b      	ldr	r3, [r3, #8]
 800bfcc:	091b      	lsrs	r3, r3, #4
 800bfce:	f003 030f 	and.w	r3, r3, #15
 800bfd2:	490c      	ldr	r1, [pc, #48]	; (800c004 <HAL_RCC_ClockConfig+0x1b8>)
 800bfd4:	5ccb      	ldrb	r3, [r1, r3]
 800bfd6:	f003 031f 	and.w	r3, r3, #31
 800bfda:	fa22 f303 	lsr.w	r3, r2, r3
 800bfde:	4a0a      	ldr	r2, [pc, #40]	; (800c008 <HAL_RCC_ClockConfig+0x1bc>)
 800bfe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800bfe2:	4b0a      	ldr	r3, [pc, #40]	; (800c00c <HAL_RCC_ClockConfig+0x1c0>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7fc fe32 	bl	8008c50 <HAL_InitTick>
 800bfec:	4603      	mov	r3, r0
 800bfee:	72fb      	strb	r3, [r7, #11]

  return status;
 800bff0:	7afb      	ldrb	r3, [r7, #11]
}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3710      	adds	r7, #16
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd80      	pop	{r7, pc}
 800bffa:	bf00      	nop
 800bffc:	40022000 	.word	0x40022000
 800c000:	40021000 	.word	0x40021000
 800c004:	08011624 	.word	0x08011624
 800c008:	20000000 	.word	0x20000000
 800c00c:	20000004 	.word	0x20000004

0800c010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c010:	b480      	push	{r7}
 800c012:	b089      	sub	sp, #36	; 0x24
 800c014:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800c016:	2300      	movs	r3, #0
 800c018:	61fb      	str	r3, [r7, #28]
 800c01a:	2300      	movs	r3, #0
 800c01c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c01e:	4b3e      	ldr	r3, [pc, #248]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c020:	689b      	ldr	r3, [r3, #8]
 800c022:	f003 030c 	and.w	r3, r3, #12
 800c026:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c028:	4b3b      	ldr	r3, [pc, #236]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c02a:	68db      	ldr	r3, [r3, #12]
 800c02c:	f003 0303 	and.w	r3, r3, #3
 800c030:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c032:	693b      	ldr	r3, [r7, #16]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d005      	beq.n	800c044 <HAL_RCC_GetSysClockFreq+0x34>
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	2b0c      	cmp	r3, #12
 800c03c:	d121      	bne.n	800c082 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	2b01      	cmp	r3, #1
 800c042:	d11e      	bne.n	800c082 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800c044:	4b34      	ldr	r3, [pc, #208]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f003 0308 	and.w	r3, r3, #8
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d107      	bne.n	800c060 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800c050:	4b31      	ldr	r3, [pc, #196]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c052:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c056:	0a1b      	lsrs	r3, r3, #8
 800c058:	f003 030f 	and.w	r3, r3, #15
 800c05c:	61fb      	str	r3, [r7, #28]
 800c05e:	e005      	b.n	800c06c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800c060:	4b2d      	ldr	r3, [pc, #180]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	091b      	lsrs	r3, r3, #4
 800c066:	f003 030f 	and.w	r3, r3, #15
 800c06a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c06c:	4a2b      	ldr	r2, [pc, #172]	; (800c11c <HAL_RCC_GetSysClockFreq+0x10c>)
 800c06e:	69fb      	ldr	r3, [r7, #28]
 800c070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c074:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d10d      	bne.n	800c098 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c07c:	69fb      	ldr	r3, [r7, #28]
 800c07e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c080:	e00a      	b.n	800c098 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800c082:	693b      	ldr	r3, [r7, #16]
 800c084:	2b04      	cmp	r3, #4
 800c086:	d102      	bne.n	800c08e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c088:	4b25      	ldr	r3, [pc, #148]	; (800c120 <HAL_RCC_GetSysClockFreq+0x110>)
 800c08a:	61bb      	str	r3, [r7, #24]
 800c08c:	e004      	b.n	800c098 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	2b08      	cmp	r3, #8
 800c092:	d101      	bne.n	800c098 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c094:	4b23      	ldr	r3, [pc, #140]	; (800c124 <HAL_RCC_GetSysClockFreq+0x114>)
 800c096:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800c098:	693b      	ldr	r3, [r7, #16]
 800c09a:	2b0c      	cmp	r3, #12
 800c09c:	d134      	bne.n	800c108 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c09e:	4b1e      	ldr	r3, [pc, #120]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c0a0:	68db      	ldr	r3, [r3, #12]
 800c0a2:	f003 0303 	and.w	r3, r3, #3
 800c0a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	2b02      	cmp	r3, #2
 800c0ac:	d003      	beq.n	800c0b6 <HAL_RCC_GetSysClockFreq+0xa6>
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	2b03      	cmp	r3, #3
 800c0b2:	d003      	beq.n	800c0bc <HAL_RCC_GetSysClockFreq+0xac>
 800c0b4:	e005      	b.n	800c0c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800c0b6:	4b1a      	ldr	r3, [pc, #104]	; (800c120 <HAL_RCC_GetSysClockFreq+0x110>)
 800c0b8:	617b      	str	r3, [r7, #20]
      break;
 800c0ba:	e005      	b.n	800c0c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800c0bc:	4b19      	ldr	r3, [pc, #100]	; (800c124 <HAL_RCC_GetSysClockFreq+0x114>)
 800c0be:	617b      	str	r3, [r7, #20]
      break;
 800c0c0:	e002      	b.n	800c0c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800c0c2:	69fb      	ldr	r3, [r7, #28]
 800c0c4:	617b      	str	r3, [r7, #20]
      break;
 800c0c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c0c8:	4b13      	ldr	r3, [pc, #76]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c0ca:	68db      	ldr	r3, [r3, #12]
 800c0cc:	091b      	lsrs	r3, r3, #4
 800c0ce:	f003 0307 	and.w	r3, r3, #7
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c0d6:	4b10      	ldr	r3, [pc, #64]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c0d8:	68db      	ldr	r3, [r3, #12]
 800c0da:	0a1b      	lsrs	r3, r3, #8
 800c0dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0e0:	697a      	ldr	r2, [r7, #20]
 800c0e2:	fb03 f202 	mul.w	r2, r3, r2
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c0ee:	4b0a      	ldr	r3, [pc, #40]	; (800c118 <HAL_RCC_GetSysClockFreq+0x108>)
 800c0f0:	68db      	ldr	r3, [r3, #12]
 800c0f2:	0e5b      	lsrs	r3, r3, #25
 800c0f4:	f003 0303 	and.w	r3, r3, #3
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	005b      	lsls	r3, r3, #1
 800c0fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800c0fe:	697a      	ldr	r2, [r7, #20]
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	fbb2 f3f3 	udiv	r3, r2, r3
 800c106:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800c108:	69bb      	ldr	r3, [r7, #24]
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3724      	adds	r7, #36	; 0x24
 800c10e:	46bd      	mov	sp, r7
 800c110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c114:	4770      	bx	lr
 800c116:	bf00      	nop
 800c118:	40021000 	.word	0x40021000
 800c11c:	0801163c 	.word	0x0801163c
 800c120:	00f42400 	.word	0x00f42400
 800c124:	00b71b00 	.word	0x00b71b00

0800c128 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c128:	b480      	push	{r7}
 800c12a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c12c:	4b03      	ldr	r3, [pc, #12]	; (800c13c <HAL_RCC_GetHCLKFreq+0x14>)
 800c12e:	681b      	ldr	r3, [r3, #0]
}
 800c130:	4618      	mov	r0, r3
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr
 800c13a:	bf00      	nop
 800c13c:	20000000 	.word	0x20000000

0800c140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c144:	f7ff fff0 	bl	800c128 <HAL_RCC_GetHCLKFreq>
 800c148:	4602      	mov	r2, r0
 800c14a:	4b06      	ldr	r3, [pc, #24]	; (800c164 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	0a1b      	lsrs	r3, r3, #8
 800c150:	f003 0307 	and.w	r3, r3, #7
 800c154:	4904      	ldr	r1, [pc, #16]	; (800c168 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c156:	5ccb      	ldrb	r3, [r1, r3]
 800c158:	f003 031f 	and.w	r3, r3, #31
 800c15c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c160:	4618      	mov	r0, r3
 800c162:	bd80      	pop	{r7, pc}
 800c164:	40021000 	.word	0x40021000
 800c168:	08011634 	.word	0x08011634

0800c16c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c170:	f7ff ffda 	bl	800c128 <HAL_RCC_GetHCLKFreq>
 800c174:	4602      	mov	r2, r0
 800c176:	4b06      	ldr	r3, [pc, #24]	; (800c190 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c178:	689b      	ldr	r3, [r3, #8]
 800c17a:	0adb      	lsrs	r3, r3, #11
 800c17c:	f003 0307 	and.w	r3, r3, #7
 800c180:	4904      	ldr	r1, [pc, #16]	; (800c194 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c182:	5ccb      	ldrb	r3, [r1, r3]
 800c184:	f003 031f 	and.w	r3, r3, #31
 800c188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	40021000 	.word	0x40021000
 800c194:	08011634 	.word	0x08011634

0800c198 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b086      	sub	sp, #24
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c1a4:	4b2a      	ldr	r3, [pc, #168]	; (800c250 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c1a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d003      	beq.n	800c1b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c1b0:	f7ff f9c8 	bl	800b544 <HAL_PWREx_GetVoltageRange>
 800c1b4:	6178      	str	r0, [r7, #20]
 800c1b6:	e014      	b.n	800c1e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c1b8:	4b25      	ldr	r3, [pc, #148]	; (800c250 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c1ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1bc:	4a24      	ldr	r2, [pc, #144]	; (800c250 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c1be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c1c2:	6593      	str	r3, [r2, #88]	; 0x58
 800c1c4:	4b22      	ldr	r3, [pc, #136]	; (800c250 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c1c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c1cc:	60fb      	str	r3, [r7, #12]
 800c1ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c1d0:	f7ff f9b8 	bl	800b544 <HAL_PWREx_GetVoltageRange>
 800c1d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c1d6:	4b1e      	ldr	r3, [pc, #120]	; (800c250 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c1d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1da:	4a1d      	ldr	r2, [pc, #116]	; (800c250 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c1dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c1e0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1e8:	d10b      	bne.n	800c202 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2b80      	cmp	r3, #128	; 0x80
 800c1ee:	d919      	bls.n	800c224 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2ba0      	cmp	r3, #160	; 0xa0
 800c1f4:	d902      	bls.n	800c1fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c1f6:	2302      	movs	r3, #2
 800c1f8:	613b      	str	r3, [r7, #16]
 800c1fa:	e013      	b.n	800c224 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	613b      	str	r3, [r7, #16]
 800c200:	e010      	b.n	800c224 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2b80      	cmp	r3, #128	; 0x80
 800c206:	d902      	bls.n	800c20e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800c208:	2303      	movs	r3, #3
 800c20a:	613b      	str	r3, [r7, #16]
 800c20c:	e00a      	b.n	800c224 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2b80      	cmp	r3, #128	; 0x80
 800c212:	d102      	bne.n	800c21a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c214:	2302      	movs	r3, #2
 800c216:	613b      	str	r3, [r7, #16]
 800c218:	e004      	b.n	800c224 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2b70      	cmp	r3, #112	; 0x70
 800c21e:	d101      	bne.n	800c224 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c220:	2301      	movs	r3, #1
 800c222:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c224:	4b0b      	ldr	r3, [pc, #44]	; (800c254 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f023 0207 	bic.w	r2, r3, #7
 800c22c:	4909      	ldr	r1, [pc, #36]	; (800c254 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	4313      	orrs	r3, r2
 800c232:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800c234:	4b07      	ldr	r3, [pc, #28]	; (800c254 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f003 0307 	and.w	r3, r3, #7
 800c23c:	693a      	ldr	r2, [r7, #16]
 800c23e:	429a      	cmp	r2, r3
 800c240:	d001      	beq.n	800c246 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800c242:	2301      	movs	r3, #1
 800c244:	e000      	b.n	800c248 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800c246:	2300      	movs	r3, #0
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3718      	adds	r7, #24
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	40021000 	.word	0x40021000
 800c254:	40022000 	.word	0x40022000

0800c258 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b086      	sub	sp, #24
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c260:	2300      	movs	r3, #0
 800c262:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c264:	2300      	movs	r3, #0
 800c266:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c270:	2b00      	cmp	r3, #0
 800c272:	d031      	beq.n	800c2d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c278:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c27c:	d01a      	beq.n	800c2b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800c27e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c282:	d814      	bhi.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c284:	2b00      	cmp	r3, #0
 800c286:	d009      	beq.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c288:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c28c:	d10f      	bne.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800c28e:	4b5d      	ldr	r3, [pc, #372]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c290:	68db      	ldr	r3, [r3, #12]
 800c292:	4a5c      	ldr	r2, [pc, #368]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c298:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c29a:	e00c      	b.n	800c2b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	3304      	adds	r3, #4
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f000 f9ce 	bl	800c644 <RCCEx_PLLSAI1_Config>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c2ac:	e003      	b.n	800c2b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	74fb      	strb	r3, [r7, #19]
      break;
 800c2b2:	e000      	b.n	800c2b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800c2b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c2b6:	7cfb      	ldrb	r3, [r7, #19]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d10b      	bne.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c2bc:	4b51      	ldr	r3, [pc, #324]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c2be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c2ca:	494e      	ldr	r1, [pc, #312]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c2d2:	e001      	b.n	800c2d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2d4:	7cfb      	ldrb	r3, [r7, #19]
 800c2d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	f000 809e 	beq.w	800c422 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c2ea:	4b46      	ldr	r3, [pc, #280]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c2ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d101      	bne.n	800c2fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	e000      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00d      	beq.n	800c31c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c300:	4b40      	ldr	r3, [pc, #256]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c304:	4a3f      	ldr	r2, [pc, #252]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c30a:	6593      	str	r3, [r2, #88]	; 0x58
 800c30c:	4b3d      	ldr	r3, [pc, #244]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c30e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c314:	60bb      	str	r3, [r7, #8]
 800c316:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c318:	2301      	movs	r3, #1
 800c31a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c31c:	4b3a      	ldr	r3, [pc, #232]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	4a39      	ldr	r2, [pc, #228]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c322:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c326:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c328:	f7fc fce2 	bl	8008cf0 <HAL_GetTick>
 800c32c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c32e:	e009      	b.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c330:	f7fc fcde 	bl	8008cf0 <HAL_GetTick>
 800c334:	4602      	mov	r2, r0
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	1ad3      	subs	r3, r2, r3
 800c33a:	2b02      	cmp	r3, #2
 800c33c:	d902      	bls.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800c33e:	2303      	movs	r3, #3
 800c340:	74fb      	strb	r3, [r7, #19]
        break;
 800c342:	e005      	b.n	800c350 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c344:	4b30      	ldr	r3, [pc, #192]	; (800c408 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d0ef      	beq.n	800c330 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800c350:	7cfb      	ldrb	r3, [r7, #19]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d15a      	bne.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c356:	4b2b      	ldr	r3, [pc, #172]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c35c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c360:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d01e      	beq.n	800c3a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c36c:	697a      	ldr	r2, [r7, #20]
 800c36e:	429a      	cmp	r2, r3
 800c370:	d019      	beq.n	800c3a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c372:	4b24      	ldr	r3, [pc, #144]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c37c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c37e:	4b21      	ldr	r3, [pc, #132]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c384:	4a1f      	ldr	r2, [pc, #124]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c386:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c38a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c38e:	4b1d      	ldr	r3, [pc, #116]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c394:	4a1b      	ldr	r2, [pc, #108]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c39a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c39e:	4a19      	ldr	r2, [pc, #100]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	f003 0301 	and.w	r3, r3, #1
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d016      	beq.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3b0:	f7fc fc9e 	bl	8008cf0 <HAL_GetTick>
 800c3b4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3b6:	e00b      	b.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c3b8:	f7fc fc9a 	bl	8008cf0 <HAL_GetTick>
 800c3bc:	4602      	mov	r2, r0
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	1ad3      	subs	r3, r2, r3
 800c3c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d902      	bls.n	800c3d0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800c3ca:	2303      	movs	r3, #3
 800c3cc:	74fb      	strb	r3, [r7, #19]
            break;
 800c3ce:	e006      	b.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3d0:	4b0c      	ldr	r3, [pc, #48]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c3d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3d6:	f003 0302 	and.w	r3, r3, #2
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d0ec      	beq.n	800c3b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800c3de:	7cfb      	ldrb	r3, [r7, #19]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d10b      	bne.n	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c3e4:	4b07      	ldr	r3, [pc, #28]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c3e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3f2:	4904      	ldr	r1, [pc, #16]	; (800c404 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c3f4:	4313      	orrs	r3, r2
 800c3f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c3fa:	e009      	b.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c3fc:	7cfb      	ldrb	r3, [r7, #19]
 800c3fe:	74bb      	strb	r3, [r7, #18]
 800c400:	e006      	b.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800c402:	bf00      	nop
 800c404:	40021000 	.word	0x40021000
 800c408:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c40c:	7cfb      	ldrb	r3, [r7, #19]
 800c40e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c410:	7c7b      	ldrb	r3, [r7, #17]
 800c412:	2b01      	cmp	r3, #1
 800c414:	d105      	bne.n	800c422 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c416:	4b8a      	ldr	r3, [pc, #552]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c41a:	4a89      	ldr	r2, [pc, #548]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c41c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c420:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f003 0301 	and.w	r3, r3, #1
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d00a      	beq.n	800c444 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c42e:	4b84      	ldr	r3, [pc, #528]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c434:	f023 0203 	bic.w	r2, r3, #3
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6a1b      	ldr	r3, [r3, #32]
 800c43c:	4980      	ldr	r1, [pc, #512]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c43e:	4313      	orrs	r3, r2
 800c440:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f003 0302 	and.w	r3, r3, #2
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00a      	beq.n	800c466 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c450:	4b7b      	ldr	r3, [pc, #492]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c456:	f023 020c 	bic.w	r2, r3, #12
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c45e:	4978      	ldr	r1, [pc, #480]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c460:	4313      	orrs	r3, r2
 800c462:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f003 0320 	and.w	r3, r3, #32
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d00a      	beq.n	800c488 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c472:	4b73      	ldr	r3, [pc, #460]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c478:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c480:	496f      	ldr	r1, [pc, #444]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c482:	4313      	orrs	r3, r2
 800c484:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c490:	2b00      	cmp	r3, #0
 800c492:	d00a      	beq.n	800c4aa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c494:	4b6a      	ldr	r3, [pc, #424]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c49a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4a2:	4967      	ldr	r1, [pc, #412]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c4a4:	4313      	orrs	r3, r2
 800c4a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d00a      	beq.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c4b6:	4b62      	ldr	r3, [pc, #392]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c4b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4c4:	495e      	ldr	r1, [pc, #376]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c4c6:	4313      	orrs	r3, r2
 800c4c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d00a      	beq.n	800c4ee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c4d8:	4b59      	ldr	r3, [pc, #356]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c4da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4e6:	4956      	ldr	r1, [pc, #344]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c4e8:	4313      	orrs	r3, r2
 800c4ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d00a      	beq.n	800c510 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c4fa:	4b51      	ldr	r3, [pc, #324]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c4fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c500:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c508:	494d      	ldr	r1, [pc, #308]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c50a:	4313      	orrs	r3, r2
 800c50c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d028      	beq.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c51c:	4b48      	ldr	r3, [pc, #288]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c51e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c522:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c52a:	4945      	ldr	r1, [pc, #276]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c52c:	4313      	orrs	r3, r2
 800c52e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c536:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c53a:	d106      	bne.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c53c:	4b40      	ldr	r3, [pc, #256]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c53e:	68db      	ldr	r3, [r3, #12]
 800c540:	4a3f      	ldr	r2, [pc, #252]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c542:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c546:	60d3      	str	r3, [r2, #12]
 800c548:	e011      	b.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c54e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c552:	d10c      	bne.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	3304      	adds	r3, #4
 800c558:	2101      	movs	r1, #1
 800c55a:	4618      	mov	r0, r3
 800c55c:	f000 f872 	bl	800c644 <RCCEx_PLLSAI1_Config>
 800c560:	4603      	mov	r3, r0
 800c562:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c564:	7cfb      	ldrb	r3, [r7, #19]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d001      	beq.n	800c56e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800c56a:	7cfb      	ldrb	r3, [r7, #19]
 800c56c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c576:	2b00      	cmp	r3, #0
 800c578:	d028      	beq.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c57a:	4b31      	ldr	r3, [pc, #196]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c57c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c580:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c588:	492d      	ldr	r1, [pc, #180]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c58a:	4313      	orrs	r3, r2
 800c58c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c594:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c598:	d106      	bne.n	800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c59a:	4b29      	ldr	r3, [pc, #164]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c59c:	68db      	ldr	r3, [r3, #12]
 800c59e:	4a28      	ldr	r2, [pc, #160]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c5a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c5a4:	60d3      	str	r3, [r2, #12]
 800c5a6:	e011      	b.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c5b0:	d10c      	bne.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	3304      	adds	r3, #4
 800c5b6:	2101      	movs	r1, #1
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f000 f843 	bl	800c644 <RCCEx_PLLSAI1_Config>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c5c2:	7cfb      	ldrb	r3, [r7, #19]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d001      	beq.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800c5c8:	7cfb      	ldrb	r3, [r7, #19]
 800c5ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d01c      	beq.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c5d8:	4b19      	ldr	r3, [pc, #100]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c5da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5e6:	4916      	ldr	r1, [pc, #88]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c5e8:	4313      	orrs	r3, r2
 800c5ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c5f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c5f6:	d10c      	bne.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	3304      	adds	r3, #4
 800c5fc:	2102      	movs	r1, #2
 800c5fe:	4618      	mov	r0, r3
 800c600:	f000 f820 	bl	800c644 <RCCEx_PLLSAI1_Config>
 800c604:	4603      	mov	r3, r0
 800c606:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c608:	7cfb      	ldrb	r3, [r7, #19]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d001      	beq.n	800c612 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800c60e:	7cfb      	ldrb	r3, [r7, #19]
 800c610:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d00a      	beq.n	800c634 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c61e:	4b08      	ldr	r3, [pc, #32]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c624:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c62c:	4904      	ldr	r1, [pc, #16]	; (800c640 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c62e:	4313      	orrs	r3, r2
 800c630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c634:	7cbb      	ldrb	r3, [r7, #18]
}
 800c636:	4618      	mov	r0, r3
 800c638:	3718      	adds	r7, #24
 800c63a:	46bd      	mov	sp, r7
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	bf00      	nop
 800c640:	40021000 	.word	0x40021000

0800c644 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b084      	sub	sp, #16
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c64e:	2300      	movs	r3, #0
 800c650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c652:	4b74      	ldr	r3, [pc, #464]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c654:	68db      	ldr	r3, [r3, #12]
 800c656:	f003 0303 	and.w	r3, r3, #3
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d018      	beq.n	800c690 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c65e:	4b71      	ldr	r3, [pc, #452]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	f003 0203 	and.w	r2, r3, #3
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d10d      	bne.n	800c68a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
       ||
 800c672:	2b00      	cmp	r3, #0
 800c674:	d009      	beq.n	800c68a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c676:	4b6b      	ldr	r3, [pc, #428]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c678:	68db      	ldr	r3, [r3, #12]
 800c67a:	091b      	lsrs	r3, r3, #4
 800c67c:	f003 0307 	and.w	r3, r3, #7
 800c680:	1c5a      	adds	r2, r3, #1
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	685b      	ldr	r3, [r3, #4]
       ||
 800c686:	429a      	cmp	r2, r3
 800c688:	d047      	beq.n	800c71a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c68a:	2301      	movs	r3, #1
 800c68c:	73fb      	strb	r3, [r7, #15]
 800c68e:	e044      	b.n	800c71a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	2b03      	cmp	r3, #3
 800c696:	d018      	beq.n	800c6ca <RCCEx_PLLSAI1_Config+0x86>
 800c698:	2b03      	cmp	r3, #3
 800c69a:	d825      	bhi.n	800c6e8 <RCCEx_PLLSAI1_Config+0xa4>
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	d002      	beq.n	800c6a6 <RCCEx_PLLSAI1_Config+0x62>
 800c6a0:	2b02      	cmp	r3, #2
 800c6a2:	d009      	beq.n	800c6b8 <RCCEx_PLLSAI1_Config+0x74>
 800c6a4:	e020      	b.n	800c6e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c6a6:	4b5f      	ldr	r3, [pc, #380]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f003 0302 	and.w	r3, r3, #2
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d11d      	bne.n	800c6ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c6b6:	e01a      	b.n	800c6ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c6b8:	4b5a      	ldr	r3, [pc, #360]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d116      	bne.n	800c6f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c6c8:	e013      	b.n	800c6f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c6ca:	4b56      	ldr	r3, [pc, #344]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d10f      	bne.n	800c6f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c6d6:	4b53      	ldr	r3, [pc, #332]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d109      	bne.n	800c6f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c6e6:	e006      	b.n	800c6f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	73fb      	strb	r3, [r7, #15]
      break;
 800c6ec:	e004      	b.n	800c6f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c6ee:	bf00      	nop
 800c6f0:	e002      	b.n	800c6f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c6f2:	bf00      	nop
 800c6f4:	e000      	b.n	800c6f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c6f6:	bf00      	nop
    }

    if(status == HAL_OK)
 800c6f8:	7bfb      	ldrb	r3, [r7, #15]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d10d      	bne.n	800c71a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c6fe:	4b49      	ldr	r3, [pc, #292]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c700:	68db      	ldr	r3, [r3, #12]
 800c702:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6819      	ldr	r1, [r3, #0]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	685b      	ldr	r3, [r3, #4]
 800c70e:	3b01      	subs	r3, #1
 800c710:	011b      	lsls	r3, r3, #4
 800c712:	430b      	orrs	r3, r1
 800c714:	4943      	ldr	r1, [pc, #268]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c716:	4313      	orrs	r3, r2
 800c718:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c71a:	7bfb      	ldrb	r3, [r7, #15]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d17c      	bne.n	800c81a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c720:	4b40      	ldr	r3, [pc, #256]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	4a3f      	ldr	r2, [pc, #252]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c726:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c72a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c72c:	f7fc fae0 	bl	8008cf0 <HAL_GetTick>
 800c730:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c732:	e009      	b.n	800c748 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c734:	f7fc fadc 	bl	8008cf0 <HAL_GetTick>
 800c738:	4602      	mov	r2, r0
 800c73a:	68bb      	ldr	r3, [r7, #8]
 800c73c:	1ad3      	subs	r3, r2, r3
 800c73e:	2b02      	cmp	r3, #2
 800c740:	d902      	bls.n	800c748 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c742:	2303      	movs	r3, #3
 800c744:	73fb      	strb	r3, [r7, #15]
        break;
 800c746:	e005      	b.n	800c754 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c748:	4b36      	ldr	r3, [pc, #216]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c750:	2b00      	cmp	r3, #0
 800c752:	d1ef      	bne.n	800c734 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c754:	7bfb      	ldrb	r3, [r7, #15]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d15f      	bne.n	800c81a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d110      	bne.n	800c782 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c760:	4b30      	ldr	r3, [pc, #192]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c762:	691b      	ldr	r3, [r3, #16]
 800c764:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800c768:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c76c:	687a      	ldr	r2, [r7, #4]
 800c76e:	6892      	ldr	r2, [r2, #8]
 800c770:	0211      	lsls	r1, r2, #8
 800c772:	687a      	ldr	r2, [r7, #4]
 800c774:	68d2      	ldr	r2, [r2, #12]
 800c776:	06d2      	lsls	r2, r2, #27
 800c778:	430a      	orrs	r2, r1
 800c77a:	492a      	ldr	r1, [pc, #168]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c77c:	4313      	orrs	r3, r2
 800c77e:	610b      	str	r3, [r1, #16]
 800c780:	e027      	b.n	800c7d2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b01      	cmp	r3, #1
 800c786:	d112      	bne.n	800c7ae <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c788:	4b26      	ldr	r3, [pc, #152]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c78a:	691b      	ldr	r3, [r3, #16]
 800c78c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c790:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c794:	687a      	ldr	r2, [r7, #4]
 800c796:	6892      	ldr	r2, [r2, #8]
 800c798:	0211      	lsls	r1, r2, #8
 800c79a:	687a      	ldr	r2, [r7, #4]
 800c79c:	6912      	ldr	r2, [r2, #16]
 800c79e:	0852      	lsrs	r2, r2, #1
 800c7a0:	3a01      	subs	r2, #1
 800c7a2:	0552      	lsls	r2, r2, #21
 800c7a4:	430a      	orrs	r2, r1
 800c7a6:	491f      	ldr	r1, [pc, #124]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	610b      	str	r3, [r1, #16]
 800c7ac:	e011      	b.n	800c7d2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c7ae:	4b1d      	ldr	r3, [pc, #116]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c7b0:	691b      	ldr	r3, [r3, #16]
 800c7b2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c7b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	6892      	ldr	r2, [r2, #8]
 800c7be:	0211      	lsls	r1, r2, #8
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	6952      	ldr	r2, [r2, #20]
 800c7c4:	0852      	lsrs	r2, r2, #1
 800c7c6:	3a01      	subs	r2, #1
 800c7c8:	0652      	lsls	r2, r2, #25
 800c7ca:	430a      	orrs	r2, r1
 800c7cc:	4915      	ldr	r1, [pc, #84]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c7d2:	4b14      	ldr	r3, [pc, #80]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	4a13      	ldr	r2, [pc, #76]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c7d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c7dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7de:	f7fc fa87 	bl	8008cf0 <HAL_GetTick>
 800c7e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c7e4:	e009      	b.n	800c7fa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c7e6:	f7fc fa83 	bl	8008cf0 <HAL_GetTick>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	1ad3      	subs	r3, r2, r3
 800c7f0:	2b02      	cmp	r3, #2
 800c7f2:	d902      	bls.n	800c7fa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800c7f4:	2303      	movs	r3, #3
 800c7f6:	73fb      	strb	r3, [r7, #15]
          break;
 800c7f8:	e005      	b.n	800c806 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c7fa:	4b0a      	ldr	r3, [pc, #40]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c802:	2b00      	cmp	r3, #0
 800c804:	d0ef      	beq.n	800c7e6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800c806:	7bfb      	ldrb	r3, [r7, #15]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d106      	bne.n	800c81a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c80c:	4b05      	ldr	r3, [pc, #20]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c80e:	691a      	ldr	r2, [r3, #16]
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	699b      	ldr	r3, [r3, #24]
 800c814:	4903      	ldr	r1, [pc, #12]	; (800c824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c816:	4313      	orrs	r3, r2
 800c818:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c81a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	3710      	adds	r7, #16
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}
 800c824:	40021000 	.word	0x40021000

0800c828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b082      	sub	sp, #8
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d101      	bne.n	800c83a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c836:	2301      	movs	r3, #1
 800c838:	e049      	b.n	800c8ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c840:	b2db      	uxtb	r3, r3
 800c842:	2b00      	cmp	r3, #0
 800c844:	d106      	bne.n	800c854 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2200      	movs	r2, #0
 800c84a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f7fb fb14 	bl	8007e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2202      	movs	r2, #2
 800c858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681a      	ldr	r2, [r3, #0]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	3304      	adds	r3, #4
 800c864:	4619      	mov	r1, r3
 800c866:	4610      	mov	r0, r2
 800c868:	f000 fcaa 	bl	800d1c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2201      	movs	r2, #1
 800c870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2201      	movs	r2, #1
 800c878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2201      	movs	r2, #1
 800c880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2201      	movs	r2, #1
 800c888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2201      	movs	r2, #1
 800c890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2201      	movs	r2, #1
 800c898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2201      	movs	r2, #1
 800c8a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2201      	movs	r2, #1
 800c8a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	2201      	movs	r2, #1
 800c8b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2201      	movs	r2, #1
 800c8c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c8cc:	2300      	movs	r3, #0
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3708      	adds	r7, #8
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
	...

0800c8d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b085      	sub	sp, #20
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	d001      	beq.n	800c8f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	e03b      	b.n	800c968 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2202      	movs	r2, #2
 800c8f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	68da      	ldr	r2, [r3, #12]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f042 0201 	orr.w	r2, r2, #1
 800c906:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4a19      	ldr	r2, [pc, #100]	; (800c974 <HAL_TIM_Base_Start_IT+0x9c>)
 800c90e:	4293      	cmp	r3, r2
 800c910:	d009      	beq.n	800c926 <HAL_TIM_Base_Start_IT+0x4e>
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c91a:	d004      	beq.n	800c926 <HAL_TIM_Base_Start_IT+0x4e>
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	4a15      	ldr	r2, [pc, #84]	; (800c978 <HAL_TIM_Base_Start_IT+0xa0>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d115      	bne.n	800c952 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	689a      	ldr	r2, [r3, #8]
 800c92c:	4b13      	ldr	r3, [pc, #76]	; (800c97c <HAL_TIM_Base_Start_IT+0xa4>)
 800c92e:	4013      	ands	r3, r2
 800c930:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	2b06      	cmp	r3, #6
 800c936:	d015      	beq.n	800c964 <HAL_TIM_Base_Start_IT+0x8c>
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c93e:	d011      	beq.n	800c964 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	681a      	ldr	r2, [r3, #0]
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	f042 0201 	orr.w	r2, r2, #1
 800c94e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c950:	e008      	b.n	800c964 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	681a      	ldr	r2, [r3, #0]
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	f042 0201 	orr.w	r2, r2, #1
 800c960:	601a      	str	r2, [r3, #0]
 800c962:	e000      	b.n	800c966 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c964:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c966:	2300      	movs	r3, #0
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3714      	adds	r7, #20
 800c96c:	46bd      	mov	sp, r7
 800c96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c972:	4770      	bx	lr
 800c974:	40012c00 	.word	0x40012c00
 800c978:	40014000 	.word	0x40014000
 800c97c:	00010007 	.word	0x00010007

0800c980 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b082      	sub	sp, #8
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d101      	bne.n	800c992 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c98e:	2301      	movs	r3, #1
 800c990:	e049      	b.n	800ca26 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c998:	b2db      	uxtb	r3, r3
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d106      	bne.n	800c9ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f7fb fa14 	bl	8007dd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2202      	movs	r2, #2
 800c9b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681a      	ldr	r2, [r3, #0]
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	3304      	adds	r3, #4
 800c9bc:	4619      	mov	r1, r3
 800c9be:	4610      	mov	r0, r2
 800c9c0:	f000 fbfe 	bl	800d1c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2201      	movs	r2, #1
 800c9c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2201      	movs	r2, #1
 800c9d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2201      	movs	r2, #1
 800c9e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2201      	movs	r2, #1
 800c9e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2201      	movs	r2, #1
 800c9f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2201      	movs	r2, #1
 800ca00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2201      	movs	r2, #1
 800ca08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2201      	movs	r2, #1
 800ca10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2201      	movs	r2, #1
 800ca18:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2201      	movs	r2, #1
 800ca20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca24:	2300      	movs	r3, #0
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	3708      	adds	r7, #8
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
	...

0800ca30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
 800ca38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d109      	bne.n	800ca54 <HAL_TIM_PWM_Start+0x24>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ca46:	b2db      	uxtb	r3, r3
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	bf14      	ite	ne
 800ca4c:	2301      	movne	r3, #1
 800ca4e:	2300      	moveq	r3, #0
 800ca50:	b2db      	uxtb	r3, r3
 800ca52:	e03c      	b.n	800cace <HAL_TIM_PWM_Start+0x9e>
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	2b04      	cmp	r3, #4
 800ca58:	d109      	bne.n	800ca6e <HAL_TIM_PWM_Start+0x3e>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ca60:	b2db      	uxtb	r3, r3
 800ca62:	2b01      	cmp	r3, #1
 800ca64:	bf14      	ite	ne
 800ca66:	2301      	movne	r3, #1
 800ca68:	2300      	moveq	r3, #0
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	e02f      	b.n	800cace <HAL_TIM_PWM_Start+0x9e>
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	2b08      	cmp	r3, #8
 800ca72:	d109      	bne.n	800ca88 <HAL_TIM_PWM_Start+0x58>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ca7a:	b2db      	uxtb	r3, r3
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	bf14      	ite	ne
 800ca80:	2301      	movne	r3, #1
 800ca82:	2300      	moveq	r3, #0
 800ca84:	b2db      	uxtb	r3, r3
 800ca86:	e022      	b.n	800cace <HAL_TIM_PWM_Start+0x9e>
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	2b0c      	cmp	r3, #12
 800ca8c:	d109      	bne.n	800caa2 <HAL_TIM_PWM_Start+0x72>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ca94:	b2db      	uxtb	r3, r3
 800ca96:	2b01      	cmp	r3, #1
 800ca98:	bf14      	ite	ne
 800ca9a:	2301      	movne	r3, #1
 800ca9c:	2300      	moveq	r3, #0
 800ca9e:	b2db      	uxtb	r3, r3
 800caa0:	e015      	b.n	800cace <HAL_TIM_PWM_Start+0x9e>
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	2b10      	cmp	r3, #16
 800caa6:	d109      	bne.n	800cabc <HAL_TIM_PWM_Start+0x8c>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800caae:	b2db      	uxtb	r3, r3
 800cab0:	2b01      	cmp	r3, #1
 800cab2:	bf14      	ite	ne
 800cab4:	2301      	movne	r3, #1
 800cab6:	2300      	moveq	r3, #0
 800cab8:	b2db      	uxtb	r3, r3
 800caba:	e008      	b.n	800cace <HAL_TIM_PWM_Start+0x9e>
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800cac2:	b2db      	uxtb	r3, r3
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	bf14      	ite	ne
 800cac8:	2301      	movne	r3, #1
 800caca:	2300      	moveq	r3, #0
 800cacc:	b2db      	uxtb	r3, r3
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d001      	beq.n	800cad6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800cad2:	2301      	movs	r3, #1
 800cad4:	e07e      	b.n	800cbd4 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d104      	bne.n	800cae6 <HAL_TIM_PWM_Start+0xb6>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2202      	movs	r2, #2
 800cae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cae4:	e023      	b.n	800cb2e <HAL_TIM_PWM_Start+0xfe>
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	2b04      	cmp	r3, #4
 800caea:	d104      	bne.n	800caf6 <HAL_TIM_PWM_Start+0xc6>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2202      	movs	r2, #2
 800caf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800caf4:	e01b      	b.n	800cb2e <HAL_TIM_PWM_Start+0xfe>
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	2b08      	cmp	r3, #8
 800cafa:	d104      	bne.n	800cb06 <HAL_TIM_PWM_Start+0xd6>
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2202      	movs	r2, #2
 800cb00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cb04:	e013      	b.n	800cb2e <HAL_TIM_PWM_Start+0xfe>
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	2b0c      	cmp	r3, #12
 800cb0a:	d104      	bne.n	800cb16 <HAL_TIM_PWM_Start+0xe6>
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2202      	movs	r2, #2
 800cb10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cb14:	e00b      	b.n	800cb2e <HAL_TIM_PWM_Start+0xfe>
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	2b10      	cmp	r3, #16
 800cb1a:	d104      	bne.n	800cb26 <HAL_TIM_PWM_Start+0xf6>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2202      	movs	r2, #2
 800cb20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cb24:	e003      	b.n	800cb2e <HAL_TIM_PWM_Start+0xfe>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2202      	movs	r2, #2
 800cb2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	2201      	movs	r2, #1
 800cb34:	6839      	ldr	r1, [r7, #0]
 800cb36:	4618      	mov	r0, r3
 800cb38:	f000 fe24 	bl	800d784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4a26      	ldr	r2, [pc, #152]	; (800cbdc <HAL_TIM_PWM_Start+0x1ac>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	d009      	beq.n	800cb5a <HAL_TIM_PWM_Start+0x12a>
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a25      	ldr	r2, [pc, #148]	; (800cbe0 <HAL_TIM_PWM_Start+0x1b0>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d004      	beq.n	800cb5a <HAL_TIM_PWM_Start+0x12a>
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	4a23      	ldr	r2, [pc, #140]	; (800cbe4 <HAL_TIM_PWM_Start+0x1b4>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d101      	bne.n	800cb5e <HAL_TIM_PWM_Start+0x12e>
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	e000      	b.n	800cb60 <HAL_TIM_PWM_Start+0x130>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d007      	beq.n	800cb74 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cb72:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	4a18      	ldr	r2, [pc, #96]	; (800cbdc <HAL_TIM_PWM_Start+0x1ac>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d009      	beq.n	800cb92 <HAL_TIM_PWM_Start+0x162>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb86:	d004      	beq.n	800cb92 <HAL_TIM_PWM_Start+0x162>
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	4a14      	ldr	r2, [pc, #80]	; (800cbe0 <HAL_TIM_PWM_Start+0x1b0>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d115      	bne.n	800cbbe <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	689a      	ldr	r2, [r3, #8]
 800cb98:	4b13      	ldr	r3, [pc, #76]	; (800cbe8 <HAL_TIM_PWM_Start+0x1b8>)
 800cb9a:	4013      	ands	r3, r2
 800cb9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	2b06      	cmp	r3, #6
 800cba2:	d015      	beq.n	800cbd0 <HAL_TIM_PWM_Start+0x1a0>
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbaa:	d011      	beq.n	800cbd0 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	681a      	ldr	r2, [r3, #0]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f042 0201 	orr.w	r2, r2, #1
 800cbba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbbc:	e008      	b.n	800cbd0 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	681a      	ldr	r2, [r3, #0]
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f042 0201 	orr.w	r2, r2, #1
 800cbcc:	601a      	str	r2, [r3, #0]
 800cbce:	e000      	b.n	800cbd2 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cbd0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3710      	adds	r7, #16
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}
 800cbdc:	40012c00 	.word	0x40012c00
 800cbe0:	40014000 	.word	0x40014000
 800cbe4:	40014400 	.word	0x40014400
 800cbe8:	00010007 	.word	0x00010007

0800cbec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b082      	sub	sp, #8
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
 800cbf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	6839      	ldr	r1, [r7, #0]
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f000 fdc0 	bl	800d784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	4a39      	ldr	r2, [pc, #228]	; (800ccf0 <HAL_TIM_PWM_Stop+0x104>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d009      	beq.n	800cc22 <HAL_TIM_PWM_Stop+0x36>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	4a38      	ldr	r2, [pc, #224]	; (800ccf4 <HAL_TIM_PWM_Stop+0x108>)
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d004      	beq.n	800cc22 <HAL_TIM_PWM_Stop+0x36>
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4a36      	ldr	r2, [pc, #216]	; (800ccf8 <HAL_TIM_PWM_Stop+0x10c>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d101      	bne.n	800cc26 <HAL_TIM_PWM_Stop+0x3a>
 800cc22:	2301      	movs	r3, #1
 800cc24:	e000      	b.n	800cc28 <HAL_TIM_PWM_Stop+0x3c>
 800cc26:	2300      	movs	r3, #0
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d017      	beq.n	800cc5c <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	6a1a      	ldr	r2, [r3, #32]
 800cc32:	f241 1311 	movw	r3, #4369	; 0x1111
 800cc36:	4013      	ands	r3, r2
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d10f      	bne.n	800cc5c <HAL_TIM_PWM_Stop+0x70>
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	6a1a      	ldr	r2, [r3, #32]
 800cc42:	f240 4344 	movw	r3, #1092	; 0x444
 800cc46:	4013      	ands	r3, r2
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d107      	bne.n	800cc5c <HAL_TIM_PWM_Stop+0x70>
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cc5a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	6a1a      	ldr	r2, [r3, #32]
 800cc62:	f241 1311 	movw	r3, #4369	; 0x1111
 800cc66:	4013      	ands	r3, r2
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d10f      	bne.n	800cc8c <HAL_TIM_PWM_Stop+0xa0>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	6a1a      	ldr	r2, [r3, #32]
 800cc72:	f240 4344 	movw	r3, #1092	; 0x444
 800cc76:	4013      	ands	r3, r2
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d107      	bne.n	800cc8c <HAL_TIM_PWM_Stop+0xa0>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	681a      	ldr	r2, [r3, #0]
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f022 0201 	bic.w	r2, r2, #1
 800cc8a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d104      	bne.n	800cc9c <HAL_TIM_PWM_Stop+0xb0>
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2201      	movs	r2, #1
 800cc96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cc9a:	e023      	b.n	800cce4 <HAL_TIM_PWM_Stop+0xf8>
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	2b04      	cmp	r3, #4
 800cca0:	d104      	bne.n	800ccac <HAL_TIM_PWM_Stop+0xc0>
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2201      	movs	r2, #1
 800cca6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ccaa:	e01b      	b.n	800cce4 <HAL_TIM_PWM_Stop+0xf8>
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	2b08      	cmp	r3, #8
 800ccb0:	d104      	bne.n	800ccbc <HAL_TIM_PWM_Stop+0xd0>
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ccba:	e013      	b.n	800cce4 <HAL_TIM_PWM_Stop+0xf8>
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	2b0c      	cmp	r3, #12
 800ccc0:	d104      	bne.n	800cccc <HAL_TIM_PWM_Stop+0xe0>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ccca:	e00b      	b.n	800cce4 <HAL_TIM_PWM_Stop+0xf8>
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	2b10      	cmp	r3, #16
 800ccd0:	d104      	bne.n	800ccdc <HAL_TIM_PWM_Stop+0xf0>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ccda:	e003      	b.n	800cce4 <HAL_TIM_PWM_Stop+0xf8>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2201      	movs	r2, #1
 800cce0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3708      	adds	r7, #8
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	40012c00 	.word	0x40012c00
 800ccf4:	40014000 	.word	0x40014000
 800ccf8:	40014400 	.word	0x40014400

0800ccfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b082      	sub	sp, #8
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	691b      	ldr	r3, [r3, #16]
 800cd0a:	f003 0302 	and.w	r3, r3, #2
 800cd0e:	2b02      	cmp	r3, #2
 800cd10:	d122      	bne.n	800cd58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	68db      	ldr	r3, [r3, #12]
 800cd18:	f003 0302 	and.w	r3, r3, #2
 800cd1c:	2b02      	cmp	r3, #2
 800cd1e:	d11b      	bne.n	800cd58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f06f 0202 	mvn.w	r2, #2
 800cd28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2201      	movs	r2, #1
 800cd2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	699b      	ldr	r3, [r3, #24]
 800cd36:	f003 0303 	and.w	r3, r3, #3
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d003      	beq.n	800cd46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 fa20 	bl	800d184 <HAL_TIM_IC_CaptureCallback>
 800cd44:	e005      	b.n	800cd52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f000 fa12 	bl	800d170 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd4c:	6878      	ldr	r0, [r7, #4]
 800cd4e:	f000 fa23 	bl	800d198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2200      	movs	r2, #0
 800cd56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	691b      	ldr	r3, [r3, #16]
 800cd5e:	f003 0304 	and.w	r3, r3, #4
 800cd62:	2b04      	cmp	r3, #4
 800cd64:	d122      	bne.n	800cdac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	f003 0304 	and.w	r3, r3, #4
 800cd70:	2b04      	cmp	r3, #4
 800cd72:	d11b      	bne.n	800cdac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	f06f 0204 	mvn.w	r2, #4
 800cd7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2202      	movs	r2, #2
 800cd82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	699b      	ldr	r3, [r3, #24]
 800cd8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d003      	beq.n	800cd9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f000 f9f6 	bl	800d184 <HAL_TIM_IC_CaptureCallback>
 800cd98:	e005      	b.n	800cda6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f000 f9e8 	bl	800d170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f000 f9f9 	bl	800d198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2200      	movs	r2, #0
 800cdaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	691b      	ldr	r3, [r3, #16]
 800cdb2:	f003 0308 	and.w	r3, r3, #8
 800cdb6:	2b08      	cmp	r3, #8
 800cdb8:	d122      	bne.n	800ce00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	68db      	ldr	r3, [r3, #12]
 800cdc0:	f003 0308 	and.w	r3, r3, #8
 800cdc4:	2b08      	cmp	r3, #8
 800cdc6:	d11b      	bne.n	800ce00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f06f 0208 	mvn.w	r2, #8
 800cdd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2204      	movs	r2, #4
 800cdd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	69db      	ldr	r3, [r3, #28]
 800cdde:	f003 0303 	and.w	r3, r3, #3
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d003      	beq.n	800cdee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f000 f9cc 	bl	800d184 <HAL_TIM_IC_CaptureCallback>
 800cdec:	e005      	b.n	800cdfa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f000 f9be 	bl	800d170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cdf4:	6878      	ldr	r0, [r7, #4]
 800cdf6:	f000 f9cf 	bl	800d198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	691b      	ldr	r3, [r3, #16]
 800ce06:	f003 0310 	and.w	r3, r3, #16
 800ce0a:	2b10      	cmp	r3, #16
 800ce0c:	d122      	bne.n	800ce54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	68db      	ldr	r3, [r3, #12]
 800ce14:	f003 0310 	and.w	r3, r3, #16
 800ce18:	2b10      	cmp	r3, #16
 800ce1a:	d11b      	bne.n	800ce54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f06f 0210 	mvn.w	r2, #16
 800ce24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2208      	movs	r2, #8
 800ce2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	69db      	ldr	r3, [r3, #28]
 800ce32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d003      	beq.n	800ce42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f000 f9a2 	bl	800d184 <HAL_TIM_IC_CaptureCallback>
 800ce40:	e005      	b.n	800ce4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f000 f994 	bl	800d170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f000 f9a5 	bl	800d198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	2200      	movs	r2, #0
 800ce52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	691b      	ldr	r3, [r3, #16]
 800ce5a:	f003 0301 	and.w	r3, r3, #1
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	d10e      	bne.n	800ce80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	68db      	ldr	r3, [r3, #12]
 800ce68:	f003 0301 	and.w	r3, r3, #1
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d107      	bne.n	800ce80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	f06f 0201 	mvn.w	r2, #1
 800ce78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ce7a:	6878      	ldr	r0, [r7, #4]
 800ce7c:	f000 f96e 	bl	800d15c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	691b      	ldr	r3, [r3, #16]
 800ce86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce8a:	2b80      	cmp	r3, #128	; 0x80
 800ce8c:	d10e      	bne.n	800ceac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	68db      	ldr	r3, [r3, #12]
 800ce94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce98:	2b80      	cmp	r3, #128	; 0x80
 800ce9a:	d107      	bne.n	800ceac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f000 fd7a 	bl	800d9a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	691b      	ldr	r3, [r3, #16]
 800ceb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ceb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ceba:	d10e      	bne.n	800ceda <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	68db      	ldr	r3, [r3, #12]
 800cec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cec6:	2b80      	cmp	r3, #128	; 0x80
 800cec8:	d107      	bne.n	800ceda <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ced2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f000 fd6d 	bl	800d9b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	691b      	ldr	r3, [r3, #16]
 800cee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cee4:	2b40      	cmp	r3, #64	; 0x40
 800cee6:	d10e      	bne.n	800cf06 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	68db      	ldr	r3, [r3, #12]
 800ceee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cef2:	2b40      	cmp	r3, #64	; 0x40
 800cef4:	d107      	bne.n	800cf06 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cefe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f000 f953 	bl	800d1ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	691b      	ldr	r3, [r3, #16]
 800cf0c:	f003 0320 	and.w	r3, r3, #32
 800cf10:	2b20      	cmp	r3, #32
 800cf12:	d10e      	bne.n	800cf32 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	68db      	ldr	r3, [r3, #12]
 800cf1a:	f003 0320 	and.w	r3, r3, #32
 800cf1e:	2b20      	cmp	r3, #32
 800cf20:	d107      	bne.n	800cf32 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f06f 0220 	mvn.w	r2, #32
 800cf2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f000 fd2d 	bl	800d98c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cf32:	bf00      	nop
 800cf34:	3708      	adds	r7, #8
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
	...

0800cf3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf4e:	2b01      	cmp	r3, #1
 800cf50:	d101      	bne.n	800cf56 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800cf52:	2302      	movs	r3, #2
 800cf54:	e0fd      	b.n	800d152 <HAL_TIM_PWM_ConfigChannel+0x216>
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2201      	movs	r2, #1
 800cf5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2b14      	cmp	r3, #20
 800cf62:	f200 80f0 	bhi.w	800d146 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800cf66:	a201      	add	r2, pc, #4	; (adr r2, 800cf6c <HAL_TIM_PWM_ConfigChannel+0x30>)
 800cf68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf6c:	0800cfc1 	.word	0x0800cfc1
 800cf70:	0800d147 	.word	0x0800d147
 800cf74:	0800d147 	.word	0x0800d147
 800cf78:	0800d147 	.word	0x0800d147
 800cf7c:	0800d001 	.word	0x0800d001
 800cf80:	0800d147 	.word	0x0800d147
 800cf84:	0800d147 	.word	0x0800d147
 800cf88:	0800d147 	.word	0x0800d147
 800cf8c:	0800d043 	.word	0x0800d043
 800cf90:	0800d147 	.word	0x0800d147
 800cf94:	0800d147 	.word	0x0800d147
 800cf98:	0800d147 	.word	0x0800d147
 800cf9c:	0800d083 	.word	0x0800d083
 800cfa0:	0800d147 	.word	0x0800d147
 800cfa4:	0800d147 	.word	0x0800d147
 800cfa8:	0800d147 	.word	0x0800d147
 800cfac:	0800d0c5 	.word	0x0800d0c5
 800cfb0:	0800d147 	.word	0x0800d147
 800cfb4:	0800d147 	.word	0x0800d147
 800cfb8:	0800d147 	.word	0x0800d147
 800cfbc:	0800d105 	.word	0x0800d105
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	68b9      	ldr	r1, [r7, #8]
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f000 f95e 	bl	800d288 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	699a      	ldr	r2, [r3, #24]
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	f042 0208 	orr.w	r2, r2, #8
 800cfda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	699a      	ldr	r2, [r3, #24]
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f022 0204 	bic.w	r2, r2, #4
 800cfea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	6999      	ldr	r1, [r3, #24]
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	691a      	ldr	r2, [r3, #16]
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	430a      	orrs	r2, r1
 800cffc:	619a      	str	r2, [r3, #24]
      break;
 800cffe:	e0a3      	b.n	800d148 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	68b9      	ldr	r1, [r7, #8]
 800d006:	4618      	mov	r0, r3
 800d008:	f000 f9ba 	bl	800d380 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	699a      	ldr	r2, [r3, #24]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d01a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	699a      	ldr	r2, [r3, #24]
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d02a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	6999      	ldr	r1, [r3, #24]
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	691b      	ldr	r3, [r3, #16]
 800d036:	021a      	lsls	r2, r3, #8
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	430a      	orrs	r2, r1
 800d03e:	619a      	str	r2, [r3, #24]
      break;
 800d040:	e082      	b.n	800d148 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	68b9      	ldr	r1, [r7, #8]
 800d048:	4618      	mov	r0, r3
 800d04a:	f000 fa13 	bl	800d474 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	69da      	ldr	r2, [r3, #28]
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	f042 0208 	orr.w	r2, r2, #8
 800d05c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	69da      	ldr	r2, [r3, #28]
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	f022 0204 	bic.w	r2, r2, #4
 800d06c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	69d9      	ldr	r1, [r3, #28]
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	691a      	ldr	r2, [r3, #16]
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	430a      	orrs	r2, r1
 800d07e:	61da      	str	r2, [r3, #28]
      break;
 800d080:	e062      	b.n	800d148 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	68b9      	ldr	r1, [r7, #8]
 800d088:	4618      	mov	r0, r3
 800d08a:	f000 fa6b 	bl	800d564 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	69da      	ldr	r2, [r3, #28]
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d09c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	69da      	ldr	r2, [r3, #28]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d0ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	69d9      	ldr	r1, [r3, #28]
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	691b      	ldr	r3, [r3, #16]
 800d0b8:	021a      	lsls	r2, r3, #8
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	430a      	orrs	r2, r1
 800d0c0:	61da      	str	r2, [r3, #28]
      break;
 800d0c2:	e041      	b.n	800d148 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	68b9      	ldr	r1, [r7, #8]
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f000 faa8 	bl	800d620 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f042 0208 	orr.w	r2, r2, #8
 800d0de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f022 0204 	bic.w	r2, r2, #4
 800d0ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d0f6:	68bb      	ldr	r3, [r7, #8]
 800d0f8:	691a      	ldr	r2, [r3, #16]
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	430a      	orrs	r2, r1
 800d100:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d102:	e021      	b.n	800d148 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	68b9      	ldr	r1, [r7, #8]
 800d10a:	4618      	mov	r0, r3
 800d10c:	f000 fae0 	bl	800d6d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d11e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d12e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	691b      	ldr	r3, [r3, #16]
 800d13a:	021a      	lsls	r2, r3, #8
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	430a      	orrs	r2, r1
 800d142:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d144:	e000      	b.n	800d148 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800d146:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	2200      	movs	r2, #0
 800d14c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d150:	2300      	movs	r3, #0
}
 800d152:	4618      	mov	r0, r3
 800d154:	3710      	adds	r7, #16
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}
 800d15a:	bf00      	nop

0800d15c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d15c:	b480      	push	{r7}
 800d15e:	b083      	sub	sp, #12
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d164:	bf00      	nop
 800d166:	370c      	adds	r7, #12
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	4770      	bx	lr

0800d170 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d170:	b480      	push	{r7}
 800d172:	b083      	sub	sp, #12
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d178:	bf00      	nop
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr

0800d184 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d184:	b480      	push	{r7}
 800d186:	b083      	sub	sp, #12
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d18c:	bf00      	nop
 800d18e:	370c      	adds	r7, #12
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr

0800d198 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1a0:	bf00      	nop
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1b4:	bf00      	nop
 800d1b6:	370c      	adds	r7, #12
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b085      	sub	sp, #20
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
 800d1c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	4a2a      	ldr	r2, [pc, #168]	; (800d27c <TIM_Base_SetConfig+0xbc>)
 800d1d4:	4293      	cmp	r3, r2
 800d1d6:	d003      	beq.n	800d1e0 <TIM_Base_SetConfig+0x20>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1de:	d108      	bne.n	800d1f2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d1e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	685b      	ldr	r3, [r3, #4]
 800d1ec:	68fa      	ldr	r2, [r7, #12]
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	4a21      	ldr	r2, [pc, #132]	; (800d27c <TIM_Base_SetConfig+0xbc>)
 800d1f6:	4293      	cmp	r3, r2
 800d1f8:	d00b      	beq.n	800d212 <TIM_Base_SetConfig+0x52>
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d200:	d007      	beq.n	800d212 <TIM_Base_SetConfig+0x52>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	4a1e      	ldr	r2, [pc, #120]	; (800d280 <TIM_Base_SetConfig+0xc0>)
 800d206:	4293      	cmp	r3, r2
 800d208:	d003      	beq.n	800d212 <TIM_Base_SetConfig+0x52>
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	4a1d      	ldr	r2, [pc, #116]	; (800d284 <TIM_Base_SetConfig+0xc4>)
 800d20e:	4293      	cmp	r3, r2
 800d210:	d108      	bne.n	800d224 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	68db      	ldr	r3, [r3, #12]
 800d21e:	68fa      	ldr	r2, [r7, #12]
 800d220:	4313      	orrs	r3, r2
 800d222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	695b      	ldr	r3, [r3, #20]
 800d22e:	4313      	orrs	r3, r2
 800d230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	689a      	ldr	r2, [r3, #8]
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	681a      	ldr	r2, [r3, #0]
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	4a0c      	ldr	r2, [pc, #48]	; (800d27c <TIM_Base_SetConfig+0xbc>)
 800d24c:	4293      	cmp	r3, r2
 800d24e:	d007      	beq.n	800d260 <TIM_Base_SetConfig+0xa0>
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	4a0b      	ldr	r2, [pc, #44]	; (800d280 <TIM_Base_SetConfig+0xc0>)
 800d254:	4293      	cmp	r3, r2
 800d256:	d003      	beq.n	800d260 <TIM_Base_SetConfig+0xa0>
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	4a0a      	ldr	r2, [pc, #40]	; (800d284 <TIM_Base_SetConfig+0xc4>)
 800d25c:	4293      	cmp	r3, r2
 800d25e:	d103      	bne.n	800d268 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	691a      	ldr	r2, [r3, #16]
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2201      	movs	r2, #1
 800d26c:	615a      	str	r2, [r3, #20]
}
 800d26e:	bf00      	nop
 800d270:	3714      	adds	r7, #20
 800d272:	46bd      	mov	sp, r7
 800d274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d278:	4770      	bx	lr
 800d27a:	bf00      	nop
 800d27c:	40012c00 	.word	0x40012c00
 800d280:	40014000 	.word	0x40014000
 800d284:	40014400 	.word	0x40014400

0800d288 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d288:	b480      	push	{r7}
 800d28a:	b087      	sub	sp, #28
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	6a1b      	ldr	r3, [r3, #32]
 800d296:	f023 0201 	bic.w	r2, r3, #1
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	6a1b      	ldr	r3, [r3, #32]
 800d2a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	699b      	ldr	r3, [r3, #24]
 800d2ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d2b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	f023 0303 	bic.w	r3, r3, #3
 800d2c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	68fa      	ldr	r2, [r7, #12]
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	f023 0302 	bic.w	r3, r3, #2
 800d2d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	689b      	ldr	r3, [r3, #8]
 800d2da:	697a      	ldr	r2, [r7, #20]
 800d2dc:	4313      	orrs	r3, r2
 800d2de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	4a24      	ldr	r2, [pc, #144]	; (800d374 <TIM_OC1_SetConfig+0xec>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	d007      	beq.n	800d2f8 <TIM_OC1_SetConfig+0x70>
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	4a23      	ldr	r2, [pc, #140]	; (800d378 <TIM_OC1_SetConfig+0xf0>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d003      	beq.n	800d2f8 <TIM_OC1_SetConfig+0x70>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	4a22      	ldr	r2, [pc, #136]	; (800d37c <TIM_OC1_SetConfig+0xf4>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d10c      	bne.n	800d312 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	f023 0308 	bic.w	r3, r3, #8
 800d2fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	68db      	ldr	r3, [r3, #12]
 800d304:	697a      	ldr	r2, [r7, #20]
 800d306:	4313      	orrs	r3, r2
 800d308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d30a:	697b      	ldr	r3, [r7, #20]
 800d30c:	f023 0304 	bic.w	r3, r3, #4
 800d310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	4a17      	ldr	r2, [pc, #92]	; (800d374 <TIM_OC1_SetConfig+0xec>)
 800d316:	4293      	cmp	r3, r2
 800d318:	d007      	beq.n	800d32a <TIM_OC1_SetConfig+0xa2>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	4a16      	ldr	r2, [pc, #88]	; (800d378 <TIM_OC1_SetConfig+0xf0>)
 800d31e:	4293      	cmp	r3, r2
 800d320:	d003      	beq.n	800d32a <TIM_OC1_SetConfig+0xa2>
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	4a15      	ldr	r2, [pc, #84]	; (800d37c <TIM_OC1_SetConfig+0xf4>)
 800d326:	4293      	cmp	r3, r2
 800d328:	d111      	bne.n	800d34e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d330:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d332:	693b      	ldr	r3, [r7, #16]
 800d334:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d338:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	695b      	ldr	r3, [r3, #20]
 800d33e:	693a      	ldr	r2, [r7, #16]
 800d340:	4313      	orrs	r3, r2
 800d342:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	699b      	ldr	r3, [r3, #24]
 800d348:	693a      	ldr	r2, [r7, #16]
 800d34a:	4313      	orrs	r3, r2
 800d34c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	693a      	ldr	r2, [r7, #16]
 800d352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	685a      	ldr	r2, [r3, #4]
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	697a      	ldr	r2, [r7, #20]
 800d366:	621a      	str	r2, [r3, #32]
}
 800d368:	bf00      	nop
 800d36a:	371c      	adds	r7, #28
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr
 800d374:	40012c00 	.word	0x40012c00
 800d378:	40014000 	.word	0x40014000
 800d37c:	40014400 	.word	0x40014400

0800d380 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d380:	b480      	push	{r7}
 800d382:	b087      	sub	sp, #28
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6a1b      	ldr	r3, [r3, #32]
 800d38e:	f023 0210 	bic.w	r2, r3, #16
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6a1b      	ldr	r3, [r3, #32]
 800d39a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	685b      	ldr	r3, [r3, #4]
 800d3a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	699b      	ldr	r3, [r3, #24]
 800d3a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d3ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d3b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d3ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	021b      	lsls	r3, r3, #8
 800d3c2:	68fa      	ldr	r2, [r7, #12]
 800d3c4:	4313      	orrs	r3, r2
 800d3c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	f023 0320 	bic.w	r3, r3, #32
 800d3ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	011b      	lsls	r3, r3, #4
 800d3d6:	697a      	ldr	r2, [r7, #20]
 800d3d8:	4313      	orrs	r3, r2
 800d3da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	4a22      	ldr	r2, [pc, #136]	; (800d468 <TIM_OC2_SetConfig+0xe8>)
 800d3e0:	4293      	cmp	r3, r2
 800d3e2:	d10d      	bne.n	800d400 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d3ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	68db      	ldr	r3, [r3, #12]
 800d3f0:	011b      	lsls	r3, r3, #4
 800d3f2:	697a      	ldr	r2, [r7, #20]
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d3f8:	697b      	ldr	r3, [r7, #20]
 800d3fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	4a19      	ldr	r2, [pc, #100]	; (800d468 <TIM_OC2_SetConfig+0xe8>)
 800d404:	4293      	cmp	r3, r2
 800d406:	d007      	beq.n	800d418 <TIM_OC2_SetConfig+0x98>
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	4a18      	ldr	r2, [pc, #96]	; (800d46c <TIM_OC2_SetConfig+0xec>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d003      	beq.n	800d418 <TIM_OC2_SetConfig+0x98>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	4a17      	ldr	r2, [pc, #92]	; (800d470 <TIM_OC2_SetConfig+0xf0>)
 800d414:	4293      	cmp	r3, r2
 800d416:	d113      	bne.n	800d440 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d41e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d420:	693b      	ldr	r3, [r7, #16]
 800d422:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d426:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	695b      	ldr	r3, [r3, #20]
 800d42c:	009b      	lsls	r3, r3, #2
 800d42e:	693a      	ldr	r2, [r7, #16]
 800d430:	4313      	orrs	r3, r2
 800d432:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	699b      	ldr	r3, [r3, #24]
 800d438:	009b      	lsls	r3, r3, #2
 800d43a:	693a      	ldr	r2, [r7, #16]
 800d43c:	4313      	orrs	r3, r2
 800d43e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	693a      	ldr	r2, [r7, #16]
 800d444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	68fa      	ldr	r2, [r7, #12]
 800d44a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	685a      	ldr	r2, [r3, #4]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	697a      	ldr	r2, [r7, #20]
 800d458:	621a      	str	r2, [r3, #32]
}
 800d45a:	bf00      	nop
 800d45c:	371c      	adds	r7, #28
 800d45e:	46bd      	mov	sp, r7
 800d460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d464:	4770      	bx	lr
 800d466:	bf00      	nop
 800d468:	40012c00 	.word	0x40012c00
 800d46c:	40014000 	.word	0x40014000
 800d470:	40014400 	.word	0x40014400

0800d474 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d474:	b480      	push	{r7}
 800d476:	b087      	sub	sp, #28
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
 800d47c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6a1b      	ldr	r3, [r3, #32]
 800d482:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	6a1b      	ldr	r3, [r3, #32]
 800d48e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	69db      	ldr	r3, [r3, #28]
 800d49a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d4a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f023 0303 	bic.w	r3, r3, #3
 800d4ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	68fa      	ldr	r2, [r7, #12]
 800d4b6:	4313      	orrs	r3, r2
 800d4b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d4ba:	697b      	ldr	r3, [r7, #20]
 800d4bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d4c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	689b      	ldr	r3, [r3, #8]
 800d4c6:	021b      	lsls	r3, r3, #8
 800d4c8:	697a      	ldr	r2, [r7, #20]
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	4a21      	ldr	r2, [pc, #132]	; (800d558 <TIM_OC3_SetConfig+0xe4>)
 800d4d2:	4293      	cmp	r3, r2
 800d4d4:	d10d      	bne.n	800d4f2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d4dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	68db      	ldr	r3, [r3, #12]
 800d4e2:	021b      	lsls	r3, r3, #8
 800d4e4:	697a      	ldr	r2, [r7, #20]
 800d4e6:	4313      	orrs	r3, r2
 800d4e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d4ea:	697b      	ldr	r3, [r7, #20]
 800d4ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d4f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	4a18      	ldr	r2, [pc, #96]	; (800d558 <TIM_OC3_SetConfig+0xe4>)
 800d4f6:	4293      	cmp	r3, r2
 800d4f8:	d007      	beq.n	800d50a <TIM_OC3_SetConfig+0x96>
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	4a17      	ldr	r2, [pc, #92]	; (800d55c <TIM_OC3_SetConfig+0xe8>)
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d003      	beq.n	800d50a <TIM_OC3_SetConfig+0x96>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	4a16      	ldr	r2, [pc, #88]	; (800d560 <TIM_OC3_SetConfig+0xec>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d113      	bne.n	800d532 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d510:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d518:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	695b      	ldr	r3, [r3, #20]
 800d51e:	011b      	lsls	r3, r3, #4
 800d520:	693a      	ldr	r2, [r7, #16]
 800d522:	4313      	orrs	r3, r2
 800d524:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	699b      	ldr	r3, [r3, #24]
 800d52a:	011b      	lsls	r3, r3, #4
 800d52c:	693a      	ldr	r2, [r7, #16]
 800d52e:	4313      	orrs	r3, r2
 800d530:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	693a      	ldr	r2, [r7, #16]
 800d536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	68fa      	ldr	r2, [r7, #12]
 800d53c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	685a      	ldr	r2, [r3, #4]
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	697a      	ldr	r2, [r7, #20]
 800d54a:	621a      	str	r2, [r3, #32]
}
 800d54c:	bf00      	nop
 800d54e:	371c      	adds	r7, #28
 800d550:	46bd      	mov	sp, r7
 800d552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d556:	4770      	bx	lr
 800d558:	40012c00 	.word	0x40012c00
 800d55c:	40014000 	.word	0x40014000
 800d560:	40014400 	.word	0x40014400

0800d564 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d564:	b480      	push	{r7}
 800d566:	b087      	sub	sp, #28
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
 800d56c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6a1b      	ldr	r3, [r3, #32]
 800d57e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	685b      	ldr	r3, [r3, #4]
 800d584:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	69db      	ldr	r3, [r3, #28]
 800d58a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d592:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d59e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	021b      	lsls	r3, r3, #8
 800d5a6:	68fa      	ldr	r2, [r7, #12]
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d5b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	689b      	ldr	r3, [r3, #8]
 800d5b8:	031b      	lsls	r3, r3, #12
 800d5ba:	693a      	ldr	r2, [r7, #16]
 800d5bc:	4313      	orrs	r3, r2
 800d5be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	4a14      	ldr	r2, [pc, #80]	; (800d614 <TIM_OC4_SetConfig+0xb0>)
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d007      	beq.n	800d5d8 <TIM_OC4_SetConfig+0x74>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4a13      	ldr	r2, [pc, #76]	; (800d618 <TIM_OC4_SetConfig+0xb4>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d003      	beq.n	800d5d8 <TIM_OC4_SetConfig+0x74>
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	4a12      	ldr	r2, [pc, #72]	; (800d61c <TIM_OC4_SetConfig+0xb8>)
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d109      	bne.n	800d5ec <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d5d8:	697b      	ldr	r3, [r7, #20]
 800d5da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d5de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	695b      	ldr	r3, [r3, #20]
 800d5e4:	019b      	lsls	r3, r3, #6
 800d5e6:	697a      	ldr	r2, [r7, #20]
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	697a      	ldr	r2, [r7, #20]
 800d5f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	68fa      	ldr	r2, [r7, #12]
 800d5f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d5f8:	683b      	ldr	r3, [r7, #0]
 800d5fa:	685a      	ldr	r2, [r3, #4]
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	693a      	ldr	r2, [r7, #16]
 800d604:	621a      	str	r2, [r3, #32]
}
 800d606:	bf00      	nop
 800d608:	371c      	adds	r7, #28
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
 800d612:	bf00      	nop
 800d614:	40012c00 	.word	0x40012c00
 800d618:	40014000 	.word	0x40014000
 800d61c:	40014400 	.word	0x40014400

0800d620 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d620:	b480      	push	{r7}
 800d622:	b087      	sub	sp, #28
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
 800d628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6a1b      	ldr	r3, [r3, #32]
 800d62e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	6a1b      	ldr	r3, [r3, #32]
 800d63a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	685b      	ldr	r3, [r3, #4]
 800d640:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d64e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	68fa      	ldr	r2, [r7, #12]
 800d65a:	4313      	orrs	r3, r2
 800d65c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d65e:	693b      	ldr	r3, [r7, #16]
 800d660:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d664:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d666:	683b      	ldr	r3, [r7, #0]
 800d668:	689b      	ldr	r3, [r3, #8]
 800d66a:	041b      	lsls	r3, r3, #16
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	4313      	orrs	r3, r2
 800d670:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	4a13      	ldr	r2, [pc, #76]	; (800d6c4 <TIM_OC5_SetConfig+0xa4>)
 800d676:	4293      	cmp	r3, r2
 800d678:	d007      	beq.n	800d68a <TIM_OC5_SetConfig+0x6a>
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	4a12      	ldr	r2, [pc, #72]	; (800d6c8 <TIM_OC5_SetConfig+0xa8>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d003      	beq.n	800d68a <TIM_OC5_SetConfig+0x6a>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	4a11      	ldr	r2, [pc, #68]	; (800d6cc <TIM_OC5_SetConfig+0xac>)
 800d686:	4293      	cmp	r3, r2
 800d688:	d109      	bne.n	800d69e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d68a:	697b      	ldr	r3, [r7, #20]
 800d68c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d690:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	695b      	ldr	r3, [r3, #20]
 800d696:	021b      	lsls	r3, r3, #8
 800d698:	697a      	ldr	r2, [r7, #20]
 800d69a:	4313      	orrs	r3, r2
 800d69c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	697a      	ldr	r2, [r7, #20]
 800d6a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	68fa      	ldr	r2, [r7, #12]
 800d6a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	685a      	ldr	r2, [r3, #4]
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	693a      	ldr	r2, [r7, #16]
 800d6b6:	621a      	str	r2, [r3, #32]
}
 800d6b8:	bf00      	nop
 800d6ba:	371c      	adds	r7, #28
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr
 800d6c4:	40012c00 	.word	0x40012c00
 800d6c8:	40014000 	.word	0x40014000
 800d6cc:	40014400 	.word	0x40014400

0800d6d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	b087      	sub	sp, #28
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6a1b      	ldr	r3, [r3, #32]
 800d6de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6a1b      	ldr	r3, [r3, #32]
 800d6ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	685b      	ldr	r3, [r3, #4]
 800d6f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d6f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d6fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	021b      	lsls	r3, r3, #8
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	4313      	orrs	r3, r2
 800d70e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d710:	693b      	ldr	r3, [r7, #16]
 800d712:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	689b      	ldr	r3, [r3, #8]
 800d71c:	051b      	lsls	r3, r3, #20
 800d71e:	693a      	ldr	r2, [r7, #16]
 800d720:	4313      	orrs	r3, r2
 800d722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	4a14      	ldr	r2, [pc, #80]	; (800d778 <TIM_OC6_SetConfig+0xa8>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d007      	beq.n	800d73c <TIM_OC6_SetConfig+0x6c>
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	4a13      	ldr	r2, [pc, #76]	; (800d77c <TIM_OC6_SetConfig+0xac>)
 800d730:	4293      	cmp	r3, r2
 800d732:	d003      	beq.n	800d73c <TIM_OC6_SetConfig+0x6c>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	4a12      	ldr	r2, [pc, #72]	; (800d780 <TIM_OC6_SetConfig+0xb0>)
 800d738:	4293      	cmp	r3, r2
 800d73a:	d109      	bne.n	800d750 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d73c:	697b      	ldr	r3, [r7, #20]
 800d73e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d742:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	695b      	ldr	r3, [r3, #20]
 800d748:	029b      	lsls	r3, r3, #10
 800d74a:	697a      	ldr	r2, [r7, #20]
 800d74c:	4313      	orrs	r3, r2
 800d74e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	697a      	ldr	r2, [r7, #20]
 800d754:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	68fa      	ldr	r2, [r7, #12]
 800d75a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	685a      	ldr	r2, [r3, #4]
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	693a      	ldr	r2, [r7, #16]
 800d768:	621a      	str	r2, [r3, #32]
}
 800d76a:	bf00      	nop
 800d76c:	371c      	adds	r7, #28
 800d76e:	46bd      	mov	sp, r7
 800d770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d774:	4770      	bx	lr
 800d776:	bf00      	nop
 800d778:	40012c00 	.word	0x40012c00
 800d77c:	40014000 	.word	0x40014000
 800d780:	40014400 	.word	0x40014400

0800d784 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d784:	b480      	push	{r7}
 800d786:	b087      	sub	sp, #28
 800d788:	af00      	add	r7, sp, #0
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	f003 031f 	and.w	r3, r3, #31
 800d796:	2201      	movs	r2, #1
 800d798:	fa02 f303 	lsl.w	r3, r2, r3
 800d79c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	6a1a      	ldr	r2, [r3, #32]
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	43db      	mvns	r3, r3
 800d7a6:	401a      	ands	r2, r3
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	6a1a      	ldr	r2, [r3, #32]
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	f003 031f 	and.w	r3, r3, #31
 800d7b6:	6879      	ldr	r1, [r7, #4]
 800d7b8:	fa01 f303 	lsl.w	r3, r1, r3
 800d7bc:	431a      	orrs	r2, r3
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	621a      	str	r2, [r3, #32]
}
 800d7c2:	bf00      	nop
 800d7c4:	371c      	adds	r7, #28
 800d7c6:	46bd      	mov	sp, r7
 800d7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7cc:	4770      	bx	lr
	...

0800d7d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b085      	sub	sp, #20
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7e0:	2b01      	cmp	r3, #1
 800d7e2:	d101      	bne.n	800d7e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7e4:	2302      	movs	r3, #2
 800d7e6:	e04f      	b.n	800d888 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2202      	movs	r2, #2
 800d7f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	685b      	ldr	r3, [r3, #4]
 800d7fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	689b      	ldr	r3, [r3, #8]
 800d806:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	4a21      	ldr	r2, [pc, #132]	; (800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	d108      	bne.n	800d824 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d818:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	685b      	ldr	r3, [r3, #4]
 800d81e:	68fa      	ldr	r2, [r7, #12]
 800d820:	4313      	orrs	r3, r2
 800d822:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d82a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	68fa      	ldr	r2, [r7, #12]
 800d832:	4313      	orrs	r3, r2
 800d834:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	68fa      	ldr	r2, [r7, #12]
 800d83c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4a14      	ldr	r2, [pc, #80]	; (800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d009      	beq.n	800d85c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d850:	d004      	beq.n	800d85c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a10      	ldr	r2, [pc, #64]	; (800d898 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d858:	4293      	cmp	r3, r2
 800d85a:	d10c      	bne.n	800d876 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d862:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	689b      	ldr	r3, [r3, #8]
 800d868:	68ba      	ldr	r2, [r7, #8]
 800d86a:	4313      	orrs	r3, r2
 800d86c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	68ba      	ldr	r2, [r7, #8]
 800d874:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	2201      	movs	r2, #1
 800d87a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2200      	movs	r2, #0
 800d882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d886:	2300      	movs	r3, #0
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3714      	adds	r7, #20
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr
 800d894:	40012c00 	.word	0x40012c00
 800d898:	40014000 	.word	0x40014000

0800d89c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b085      	sub	sp, #20
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	d101      	bne.n	800d8b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d8b4:	2302      	movs	r3, #2
 800d8b6:	e060      	b.n	800d97a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	68db      	ldr	r3, [r3, #12]
 800d8ca:	4313      	orrs	r3, r2
 800d8cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	689b      	ldr	r3, [r3, #8]
 800d8d8:	4313      	orrs	r3, r2
 800d8da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	685b      	ldr	r3, [r3, #4]
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d8f0:	683b      	ldr	r3, [r7, #0]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	4313      	orrs	r3, r2
 800d8f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	691b      	ldr	r3, [r3, #16]
 800d902:	4313      	orrs	r3, r2
 800d904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	695b      	ldr	r3, [r3, #20]
 800d910:	4313      	orrs	r3, r2
 800d912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d91e:	4313      	orrs	r3, r2
 800d920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	699b      	ldr	r3, [r3, #24]
 800d92c:	041b      	lsls	r3, r3, #16
 800d92e:	4313      	orrs	r3, r2
 800d930:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	4a14      	ldr	r2, [pc, #80]	; (800d988 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800d938:	4293      	cmp	r3, r2
 800d93a:	d115      	bne.n	800d968 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d946:	051b      	lsls	r3, r3, #20
 800d948:	4313      	orrs	r3, r2
 800d94a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	69db      	ldr	r3, [r3, #28]
 800d956:	4313      	orrs	r3, r2
 800d958:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	6a1b      	ldr	r3, [r3, #32]
 800d964:	4313      	orrs	r3, r2
 800d966:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	68fa      	ldr	r2, [r7, #12]
 800d96e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2200      	movs	r2, #0
 800d974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d978:	2300      	movs	r3, #0
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3714      	adds	r7, #20
 800d97e:	46bd      	mov	sp, r7
 800d980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d984:	4770      	bx	lr
 800d986:	bf00      	nop
 800d988:	40012c00 	.word	0x40012c00

0800d98c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b083      	sub	sp, #12
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d994:	bf00      	nop
 800d996:	370c      	adds	r7, #12
 800d998:	46bd      	mov	sp, r7
 800d99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99e:	4770      	bx	lr

0800d9a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	b083      	sub	sp, #12
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d9a8:	bf00      	nop
 800d9aa:	370c      	adds	r7, #12
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b2:	4770      	bx	lr

0800d9b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	b083      	sub	sp, #12
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d9bc:	bf00      	nop
 800d9be:	370c      	adds	r7, #12
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c6:	4770      	bx	lr

0800d9c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d101      	bne.n	800d9da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	e040      	b.n	800da5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d106      	bne.n	800d9f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f7fb f884 	bl	8008af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2224      	movs	r2, #36	; 0x24
 800d9f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	681a      	ldr	r2, [r3, #0]
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	f022 0201 	bic.w	r2, r2, #1
 800da04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f000 f8c0 	bl	800db8c <UART_SetConfig>
 800da0c:	4603      	mov	r3, r0
 800da0e:	2b01      	cmp	r3, #1
 800da10:	d101      	bne.n	800da16 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800da12:	2301      	movs	r3, #1
 800da14:	e022      	b.n	800da5c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d002      	beq.n	800da24 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800da1e:	6878      	ldr	r0, [r7, #4]
 800da20:	f000 fae2 	bl	800dfe8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	685a      	ldr	r2, [r3, #4]
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800da32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	689a      	ldr	r2, [r3, #8]
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800da42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	681a      	ldr	r2, [r3, #0]
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	f042 0201 	orr.w	r2, r2, #1
 800da52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800da54:	6878      	ldr	r0, [r7, #4]
 800da56:	f000 fb69 	bl	800e12c <UART_CheckIdleState>
 800da5a:	4603      	mov	r3, r0
}
 800da5c:	4618      	mov	r0, r3
 800da5e:	3708      	adds	r7, #8
 800da60:	46bd      	mov	sp, r7
 800da62:	bd80      	pop	{r7, pc}

0800da64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b08a      	sub	sp, #40	; 0x28
 800da68:	af02      	add	r7, sp, #8
 800da6a:	60f8      	str	r0, [r7, #12]
 800da6c:	60b9      	str	r1, [r7, #8]
 800da6e:	603b      	str	r3, [r7, #0]
 800da70:	4613      	mov	r3, r2
 800da72:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800da78:	2b20      	cmp	r3, #32
 800da7a:	f040 8082 	bne.w	800db82 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800da7e:	68bb      	ldr	r3, [r7, #8]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d002      	beq.n	800da8a <HAL_UART_Transmit+0x26>
 800da84:	88fb      	ldrh	r3, [r7, #6]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d101      	bne.n	800da8e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800da8a:	2301      	movs	r3, #1
 800da8c:	e07a      	b.n	800db84 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800da94:	2b01      	cmp	r3, #1
 800da96:	d101      	bne.n	800da9c <HAL_UART_Transmit+0x38>
 800da98:	2302      	movs	r3, #2
 800da9a:	e073      	b.n	800db84 <HAL_UART_Transmit+0x120>
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	2201      	movs	r2, #1
 800daa0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2200      	movs	r2, #0
 800daa8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	2221      	movs	r2, #33	; 0x21
 800dab0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dab2:	f7fb f91d 	bl	8008cf0 <HAL_GetTick>
 800dab6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	88fa      	ldrh	r2, [r7, #6]
 800dabc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	88fa      	ldrh	r2, [r7, #6]
 800dac4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	689b      	ldr	r3, [r3, #8]
 800dacc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dad0:	d108      	bne.n	800dae4 <HAL_UART_Transmit+0x80>
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	691b      	ldr	r3, [r3, #16]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d104      	bne.n	800dae4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800dada:	2300      	movs	r3, #0
 800dadc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	61bb      	str	r3, [r7, #24]
 800dae2:	e003      	b.n	800daec <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dae8:	2300      	movs	r3, #0
 800daea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	2200      	movs	r2, #0
 800daf0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800daf4:	e02d      	b.n	800db52 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	9300      	str	r3, [sp, #0]
 800dafa:	697b      	ldr	r3, [r7, #20]
 800dafc:	2200      	movs	r2, #0
 800dafe:	2180      	movs	r1, #128	; 0x80
 800db00:	68f8      	ldr	r0, [r7, #12]
 800db02:	f000 fb5c 	bl	800e1be <UART_WaitOnFlagUntilTimeout>
 800db06:	4603      	mov	r3, r0
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d001      	beq.n	800db10 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800db0c:	2303      	movs	r3, #3
 800db0e:	e039      	b.n	800db84 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800db10:	69fb      	ldr	r3, [r7, #28]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d10b      	bne.n	800db2e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800db16:	69bb      	ldr	r3, [r7, #24]
 800db18:	881a      	ldrh	r2, [r3, #0]
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800db22:	b292      	uxth	r2, r2
 800db24:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800db26:	69bb      	ldr	r3, [r7, #24]
 800db28:	3302      	adds	r3, #2
 800db2a:	61bb      	str	r3, [r7, #24]
 800db2c:	e008      	b.n	800db40 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800db2e:	69fb      	ldr	r3, [r7, #28]
 800db30:	781a      	ldrb	r2, [r3, #0]
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	b292      	uxth	r2, r2
 800db38:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800db3a:	69fb      	ldr	r3, [r7, #28]
 800db3c:	3301      	adds	r3, #1
 800db3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800db46:	b29b      	uxth	r3, r3
 800db48:	3b01      	subs	r3, #1
 800db4a:	b29a      	uxth	r2, r3
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800db58:	b29b      	uxth	r3, r3
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d1cb      	bne.n	800daf6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	9300      	str	r3, [sp, #0]
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	2200      	movs	r2, #0
 800db66:	2140      	movs	r1, #64	; 0x40
 800db68:	68f8      	ldr	r0, [r7, #12]
 800db6a:	f000 fb28 	bl	800e1be <UART_WaitOnFlagUntilTimeout>
 800db6e:	4603      	mov	r3, r0
 800db70:	2b00      	cmp	r3, #0
 800db72:	d001      	beq.n	800db78 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800db74:	2303      	movs	r3, #3
 800db76:	e005      	b.n	800db84 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	2220      	movs	r2, #32
 800db7c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800db7e:	2300      	movs	r3, #0
 800db80:	e000      	b.n	800db84 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800db82:	2302      	movs	r3, #2
  }
}
 800db84:	4618      	mov	r0, r3
 800db86:	3720      	adds	r7, #32
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800db8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800db90:	b08a      	sub	sp, #40	; 0x28
 800db92:	af00      	add	r7, sp, #0
 800db94:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800db96:	2300      	movs	r3, #0
 800db98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	689a      	ldr	r2, [r3, #8]
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	691b      	ldr	r3, [r3, #16]
 800dba4:	431a      	orrs	r2, r3
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	695b      	ldr	r3, [r3, #20]
 800dbaa:	431a      	orrs	r2, r3
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	69db      	ldr	r3, [r3, #28]
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	681a      	ldr	r2, [r3, #0]
 800dbba:	4bb4      	ldr	r3, [pc, #720]	; (800de8c <UART_SetConfig+0x300>)
 800dbbc:	4013      	ands	r3, r2
 800dbbe:	68fa      	ldr	r2, [r7, #12]
 800dbc0:	6812      	ldr	r2, [r2, #0]
 800dbc2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dbc4:	430b      	orrs	r3, r1
 800dbc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	685b      	ldr	r3, [r3, #4]
 800dbce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	68da      	ldr	r2, [r3, #12]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	430a      	orrs	r2, r1
 800dbdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	699b      	ldr	r3, [r3, #24]
 800dbe2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	4aa9      	ldr	r2, [pc, #676]	; (800de90 <UART_SetConfig+0x304>)
 800dbea:	4293      	cmp	r3, r2
 800dbec:	d004      	beq.n	800dbf8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	6a1b      	ldr	r3, [r3, #32]
 800dbf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dbf4:	4313      	orrs	r3, r2
 800dbf6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	689b      	ldr	r3, [r3, #8]
 800dbfe:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc08:	430a      	orrs	r2, r1
 800dc0a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	4aa0      	ldr	r2, [pc, #640]	; (800de94 <UART_SetConfig+0x308>)
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d126      	bne.n	800dc64 <UART_SetConfig+0xd8>
 800dc16:	4ba0      	ldr	r3, [pc, #640]	; (800de98 <UART_SetConfig+0x30c>)
 800dc18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc1c:	f003 0303 	and.w	r3, r3, #3
 800dc20:	2b03      	cmp	r3, #3
 800dc22:	d81b      	bhi.n	800dc5c <UART_SetConfig+0xd0>
 800dc24:	a201      	add	r2, pc, #4	; (adr r2, 800dc2c <UART_SetConfig+0xa0>)
 800dc26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc2a:	bf00      	nop
 800dc2c:	0800dc3d 	.word	0x0800dc3d
 800dc30:	0800dc4d 	.word	0x0800dc4d
 800dc34:	0800dc45 	.word	0x0800dc45
 800dc38:	0800dc55 	.word	0x0800dc55
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dc42:	e080      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dc44:	2302      	movs	r3, #2
 800dc46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dc4a:	e07c      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dc4c:	2304      	movs	r3, #4
 800dc4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dc52:	e078      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dc54:	2308      	movs	r3, #8
 800dc56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dc5a:	e074      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dc5c:	2310      	movs	r3, #16
 800dc5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dc62:	e070      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4a8c      	ldr	r2, [pc, #560]	; (800de9c <UART_SetConfig+0x310>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d138      	bne.n	800dce0 <UART_SetConfig+0x154>
 800dc6e:	4b8a      	ldr	r3, [pc, #552]	; (800de98 <UART_SetConfig+0x30c>)
 800dc70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc74:	f003 030c 	and.w	r3, r3, #12
 800dc78:	2b0c      	cmp	r3, #12
 800dc7a:	d82d      	bhi.n	800dcd8 <UART_SetConfig+0x14c>
 800dc7c:	a201      	add	r2, pc, #4	; (adr r2, 800dc84 <UART_SetConfig+0xf8>)
 800dc7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc82:	bf00      	nop
 800dc84:	0800dcb9 	.word	0x0800dcb9
 800dc88:	0800dcd9 	.word	0x0800dcd9
 800dc8c:	0800dcd9 	.word	0x0800dcd9
 800dc90:	0800dcd9 	.word	0x0800dcd9
 800dc94:	0800dcc9 	.word	0x0800dcc9
 800dc98:	0800dcd9 	.word	0x0800dcd9
 800dc9c:	0800dcd9 	.word	0x0800dcd9
 800dca0:	0800dcd9 	.word	0x0800dcd9
 800dca4:	0800dcc1 	.word	0x0800dcc1
 800dca8:	0800dcd9 	.word	0x0800dcd9
 800dcac:	0800dcd9 	.word	0x0800dcd9
 800dcb0:	0800dcd9 	.word	0x0800dcd9
 800dcb4:	0800dcd1 	.word	0x0800dcd1
 800dcb8:	2300      	movs	r3, #0
 800dcba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dcbe:	e042      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dcc0:	2302      	movs	r3, #2
 800dcc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dcc6:	e03e      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dcc8:	2304      	movs	r3, #4
 800dcca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dcce:	e03a      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dcd0:	2308      	movs	r3, #8
 800dcd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dcd6:	e036      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dcd8:	2310      	movs	r3, #16
 800dcda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dcde:	e032      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	4a6a      	ldr	r2, [pc, #424]	; (800de90 <UART_SetConfig+0x304>)
 800dce6:	4293      	cmp	r3, r2
 800dce8:	d12a      	bne.n	800dd40 <UART_SetConfig+0x1b4>
 800dcea:	4b6b      	ldr	r3, [pc, #428]	; (800de98 <UART_SetConfig+0x30c>)
 800dcec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcf0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800dcf4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dcf8:	d01a      	beq.n	800dd30 <UART_SetConfig+0x1a4>
 800dcfa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dcfe:	d81b      	bhi.n	800dd38 <UART_SetConfig+0x1ac>
 800dd00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dd04:	d00c      	beq.n	800dd20 <UART_SetConfig+0x194>
 800dd06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dd0a:	d815      	bhi.n	800dd38 <UART_SetConfig+0x1ac>
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d003      	beq.n	800dd18 <UART_SetConfig+0x18c>
 800dd10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dd14:	d008      	beq.n	800dd28 <UART_SetConfig+0x19c>
 800dd16:	e00f      	b.n	800dd38 <UART_SetConfig+0x1ac>
 800dd18:	2300      	movs	r3, #0
 800dd1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dd1e:	e012      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dd20:	2302      	movs	r3, #2
 800dd22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dd26:	e00e      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dd28:	2304      	movs	r3, #4
 800dd2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dd2e:	e00a      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dd30:	2308      	movs	r3, #8
 800dd32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dd36:	e006      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dd38:	2310      	movs	r3, #16
 800dd3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dd3e:	e002      	b.n	800dd46 <UART_SetConfig+0x1ba>
 800dd40:	2310      	movs	r3, #16
 800dd42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	4a51      	ldr	r2, [pc, #324]	; (800de90 <UART_SetConfig+0x304>)
 800dd4c:	4293      	cmp	r3, r2
 800dd4e:	d17a      	bne.n	800de46 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dd50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800dd54:	2b08      	cmp	r3, #8
 800dd56:	d824      	bhi.n	800dda2 <UART_SetConfig+0x216>
 800dd58:	a201      	add	r2, pc, #4	; (adr r2, 800dd60 <UART_SetConfig+0x1d4>)
 800dd5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd5e:	bf00      	nop
 800dd60:	0800dd85 	.word	0x0800dd85
 800dd64:	0800dda3 	.word	0x0800dda3
 800dd68:	0800dd8d 	.word	0x0800dd8d
 800dd6c:	0800dda3 	.word	0x0800dda3
 800dd70:	0800dd93 	.word	0x0800dd93
 800dd74:	0800dda3 	.word	0x0800dda3
 800dd78:	0800dda3 	.word	0x0800dda3
 800dd7c:	0800dda3 	.word	0x0800dda3
 800dd80:	0800dd9b 	.word	0x0800dd9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dd84:	f7fe f9dc 	bl	800c140 <HAL_RCC_GetPCLK1Freq>
 800dd88:	61f8      	str	r0, [r7, #28]
        break;
 800dd8a:	e010      	b.n	800ddae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dd8c:	4b44      	ldr	r3, [pc, #272]	; (800dea0 <UART_SetConfig+0x314>)
 800dd8e:	61fb      	str	r3, [r7, #28]
        break;
 800dd90:	e00d      	b.n	800ddae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dd92:	f7fe f93d 	bl	800c010 <HAL_RCC_GetSysClockFreq>
 800dd96:	61f8      	str	r0, [r7, #28]
        break;
 800dd98:	e009      	b.n	800ddae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd9e:	61fb      	str	r3, [r7, #28]
        break;
 800dda0:	e005      	b.n	800ddae <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800dda2:	2300      	movs	r3, #0
 800dda4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800dda6:	2301      	movs	r3, #1
 800dda8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ddac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ddae:	69fb      	ldr	r3, [r7, #28]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	f000 8109 	beq.w	800dfc8 <UART_SetConfig+0x43c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	685a      	ldr	r2, [r3, #4]
 800ddba:	4613      	mov	r3, r2
 800ddbc:	005b      	lsls	r3, r3, #1
 800ddbe:	4413      	add	r3, r2
 800ddc0:	69fa      	ldr	r2, [r7, #28]
 800ddc2:	429a      	cmp	r2, r3
 800ddc4:	d305      	bcc.n	800ddd2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	685b      	ldr	r3, [r3, #4]
 800ddca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ddcc:	69fa      	ldr	r2, [r7, #28]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d903      	bls.n	800ddda <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ddd8:	e0f6      	b.n	800dfc8 <UART_SetConfig+0x43c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ddda:	69fb      	ldr	r3, [r7, #28]
 800dddc:	2200      	movs	r2, #0
 800ddde:	461c      	mov	r4, r3
 800dde0:	4615      	mov	r5, r2
 800dde2:	f04f 0200 	mov.w	r2, #0
 800dde6:	f04f 0300 	mov.w	r3, #0
 800ddea:	022b      	lsls	r3, r5, #8
 800ddec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800ddf0:	0222      	lsls	r2, r4, #8
 800ddf2:	68f9      	ldr	r1, [r7, #12]
 800ddf4:	6849      	ldr	r1, [r1, #4]
 800ddf6:	0849      	lsrs	r1, r1, #1
 800ddf8:	2000      	movs	r0, #0
 800ddfa:	4688      	mov	r8, r1
 800ddfc:	4681      	mov	r9, r0
 800ddfe:	eb12 0a08 	adds.w	sl, r2, r8
 800de02:	eb43 0b09 	adc.w	fp, r3, r9
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	685b      	ldr	r3, [r3, #4]
 800de0a:	2200      	movs	r2, #0
 800de0c:	603b      	str	r3, [r7, #0]
 800de0e:	607a      	str	r2, [r7, #4]
 800de10:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de14:	4650      	mov	r0, sl
 800de16:	4659      	mov	r1, fp
 800de18:	f7f2 ff36 	bl	8000c88 <__aeabi_uldivmod>
 800de1c:	4602      	mov	r2, r0
 800de1e:	460b      	mov	r3, r1
 800de20:	4613      	mov	r3, r2
 800de22:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800de24:	69bb      	ldr	r3, [r7, #24]
 800de26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800de2a:	d308      	bcc.n	800de3e <UART_SetConfig+0x2b2>
 800de2c:	69bb      	ldr	r3, [r7, #24]
 800de2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800de32:	d204      	bcs.n	800de3e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	69ba      	ldr	r2, [r7, #24]
 800de3a:	60da      	str	r2, [r3, #12]
 800de3c:	e0c4      	b.n	800dfc8 <UART_SetConfig+0x43c>
        }
        else
        {
          ret = HAL_ERROR;
 800de3e:	2301      	movs	r3, #1
 800de40:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800de44:	e0c0      	b.n	800dfc8 <UART_SetConfig+0x43c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	69db      	ldr	r3, [r3, #28]
 800de4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800de4e:	d16b      	bne.n	800df28 <UART_SetConfig+0x39c>
  {
    switch (clocksource)
 800de50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800de54:	2b08      	cmp	r3, #8
 800de56:	d834      	bhi.n	800dec2 <UART_SetConfig+0x336>
 800de58:	a201      	add	r2, pc, #4	; (adr r2, 800de60 <UART_SetConfig+0x2d4>)
 800de5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de5e:	bf00      	nop
 800de60:	0800de85 	.word	0x0800de85
 800de64:	0800dea5 	.word	0x0800dea5
 800de68:	0800dead 	.word	0x0800dead
 800de6c:	0800dec3 	.word	0x0800dec3
 800de70:	0800deb3 	.word	0x0800deb3
 800de74:	0800dec3 	.word	0x0800dec3
 800de78:	0800dec3 	.word	0x0800dec3
 800de7c:	0800dec3 	.word	0x0800dec3
 800de80:	0800debb 	.word	0x0800debb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800de84:	f7fe f95c 	bl	800c140 <HAL_RCC_GetPCLK1Freq>
 800de88:	61f8      	str	r0, [r7, #28]
        break;
 800de8a:	e020      	b.n	800dece <UART_SetConfig+0x342>
 800de8c:	efff69f3 	.word	0xefff69f3
 800de90:	40008000 	.word	0x40008000
 800de94:	40013800 	.word	0x40013800
 800de98:	40021000 	.word	0x40021000
 800de9c:	40004400 	.word	0x40004400
 800dea0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dea4:	f7fe f962 	bl	800c16c <HAL_RCC_GetPCLK2Freq>
 800dea8:	61f8      	str	r0, [r7, #28]
        break;
 800deaa:	e010      	b.n	800dece <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800deac:	4b4d      	ldr	r3, [pc, #308]	; (800dfe4 <UART_SetConfig+0x458>)
 800deae:	61fb      	str	r3, [r7, #28]
        break;
 800deb0:	e00d      	b.n	800dece <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800deb2:	f7fe f8ad 	bl	800c010 <HAL_RCC_GetSysClockFreq>
 800deb6:	61f8      	str	r0, [r7, #28]
        break;
 800deb8:	e009      	b.n	800dece <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800deba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800debe:	61fb      	str	r3, [r7, #28]
        break;
 800dec0:	e005      	b.n	800dece <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800dec2:	2300      	movs	r3, #0
 800dec4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800dec6:	2301      	movs	r3, #1
 800dec8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800decc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dece:	69fb      	ldr	r3, [r7, #28]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d079      	beq.n	800dfc8 <UART_SetConfig+0x43c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ded4:	69fb      	ldr	r3, [r7, #28]
 800ded6:	005a      	lsls	r2, r3, #1
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	685b      	ldr	r3, [r3, #4]
 800dedc:	085b      	lsrs	r3, r3, #1
 800dede:	441a      	add	r2, r3
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	685b      	ldr	r3, [r3, #4]
 800dee4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dee8:	b29b      	uxth	r3, r3
 800deea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800deec:	69bb      	ldr	r3, [r7, #24]
 800deee:	2b0f      	cmp	r3, #15
 800def0:	d916      	bls.n	800df20 <UART_SetConfig+0x394>
 800def2:	69bb      	ldr	r3, [r7, #24]
 800def4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800def8:	d212      	bcs.n	800df20 <UART_SetConfig+0x394>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800defa:	69bb      	ldr	r3, [r7, #24]
 800defc:	b29b      	uxth	r3, r3
 800defe:	f023 030f 	bic.w	r3, r3, #15
 800df02:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800df04:	69bb      	ldr	r3, [r7, #24]
 800df06:	085b      	lsrs	r3, r3, #1
 800df08:	b29b      	uxth	r3, r3
 800df0a:	f003 0307 	and.w	r3, r3, #7
 800df0e:	b29a      	uxth	r2, r3
 800df10:	8afb      	ldrh	r3, [r7, #22]
 800df12:	4313      	orrs	r3, r2
 800df14:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	8afa      	ldrh	r2, [r7, #22]
 800df1c:	60da      	str	r2, [r3, #12]
 800df1e:	e053      	b.n	800dfc8 <UART_SetConfig+0x43c>
      }
      else
      {
        ret = HAL_ERROR;
 800df20:	2301      	movs	r3, #1
 800df22:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800df26:	e04f      	b.n	800dfc8 <UART_SetConfig+0x43c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800df28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df2c:	2b08      	cmp	r3, #8
 800df2e:	d828      	bhi.n	800df82 <UART_SetConfig+0x3f6>
 800df30:	a201      	add	r2, pc, #4	; (adr r2, 800df38 <UART_SetConfig+0x3ac>)
 800df32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df36:	bf00      	nop
 800df38:	0800df5d 	.word	0x0800df5d
 800df3c:	0800df65 	.word	0x0800df65
 800df40:	0800df6d 	.word	0x0800df6d
 800df44:	0800df83 	.word	0x0800df83
 800df48:	0800df73 	.word	0x0800df73
 800df4c:	0800df83 	.word	0x0800df83
 800df50:	0800df83 	.word	0x0800df83
 800df54:	0800df83 	.word	0x0800df83
 800df58:	0800df7b 	.word	0x0800df7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800df5c:	f7fe f8f0 	bl	800c140 <HAL_RCC_GetPCLK1Freq>
 800df60:	61f8      	str	r0, [r7, #28]
        break;
 800df62:	e014      	b.n	800df8e <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800df64:	f7fe f902 	bl	800c16c <HAL_RCC_GetPCLK2Freq>
 800df68:	61f8      	str	r0, [r7, #28]
        break;
 800df6a:	e010      	b.n	800df8e <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800df6c:	4b1d      	ldr	r3, [pc, #116]	; (800dfe4 <UART_SetConfig+0x458>)
 800df6e:	61fb      	str	r3, [r7, #28]
        break;
 800df70:	e00d      	b.n	800df8e <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800df72:	f7fe f84d 	bl	800c010 <HAL_RCC_GetSysClockFreq>
 800df76:	61f8      	str	r0, [r7, #28]
        break;
 800df78:	e009      	b.n	800df8e <UART_SetConfig+0x402>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800df7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df7e:	61fb      	str	r3, [r7, #28]
        break;
 800df80:	e005      	b.n	800df8e <UART_SetConfig+0x402>
      default:
        pclk = 0U;
 800df82:	2300      	movs	r3, #0
 800df84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800df86:	2301      	movs	r3, #1
 800df88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800df8c:	bf00      	nop
    }

    if (pclk != 0U)
 800df8e:	69fb      	ldr	r3, [r7, #28]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d019      	beq.n	800dfc8 <UART_SetConfig+0x43c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	685b      	ldr	r3, [r3, #4]
 800df98:	085a      	lsrs	r2, r3, #1
 800df9a:	69fb      	ldr	r3, [r7, #28]
 800df9c:	441a      	add	r2, r3
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	685b      	ldr	r3, [r3, #4]
 800dfa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfa6:	b29b      	uxth	r3, r3
 800dfa8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dfaa:	69bb      	ldr	r3, [r7, #24]
 800dfac:	2b0f      	cmp	r3, #15
 800dfae:	d908      	bls.n	800dfc2 <UART_SetConfig+0x436>
 800dfb0:	69bb      	ldr	r3, [r7, #24]
 800dfb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfb6:	d204      	bcs.n	800dfc2 <UART_SetConfig+0x436>
      {
        huart->Instance->BRR = usartdiv;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	69ba      	ldr	r2, [r7, #24]
 800dfbe:	60da      	str	r2, [r3, #12]
 800dfc0:	e002      	b.n	800dfc8 <UART_SetConfig+0x43c>
      }
      else
      {
        ret = HAL_ERROR;
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2200      	movs	r2, #0
 800dfcc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800dfd4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800dfd8:	4618      	mov	r0, r3
 800dfda:	3728      	adds	r7, #40	; 0x28
 800dfdc:	46bd      	mov	sp, r7
 800dfde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dfe2:	bf00      	nop
 800dfe4:	00f42400 	.word	0x00f42400

0800dfe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dfe8:	b480      	push	{r7}
 800dfea:	b083      	sub	sp, #12
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dff4:	f003 0301 	and.w	r3, r3, #1
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d00a      	beq.n	800e012 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	685b      	ldr	r3, [r3, #4]
 800e002:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	430a      	orrs	r2, r1
 800e010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e016:	f003 0302 	and.w	r3, r3, #2
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d00a      	beq.n	800e034 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	685b      	ldr	r3, [r3, #4]
 800e024:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	430a      	orrs	r2, r1
 800e032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e038:	f003 0304 	and.w	r3, r3, #4
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d00a      	beq.n	800e056 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	430a      	orrs	r2, r1
 800e054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e05a:	f003 0308 	and.w	r3, r3, #8
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d00a      	beq.n	800e078 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	685b      	ldr	r3, [r3, #4]
 800e068:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	430a      	orrs	r2, r1
 800e076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e07c:	f003 0310 	and.w	r3, r3, #16
 800e080:	2b00      	cmp	r3, #0
 800e082:	d00a      	beq.n	800e09a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	689b      	ldr	r3, [r3, #8]
 800e08a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	430a      	orrs	r2, r1
 800e098:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e09e:	f003 0320 	and.w	r3, r3, #32
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d00a      	beq.n	800e0bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	689b      	ldr	r3, [r3, #8]
 800e0ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	430a      	orrs	r2, r1
 800e0ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d01a      	beq.n	800e0fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	430a      	orrs	r2, r1
 800e0dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e0e6:	d10a      	bne.n	800e0fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	685b      	ldr	r3, [r3, #4]
 800e0ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	430a      	orrs	r2, r1
 800e0fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e106:	2b00      	cmp	r3, #0
 800e108:	d00a      	beq.n	800e120 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	685b      	ldr	r3, [r3, #4]
 800e110:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	430a      	orrs	r2, r1
 800e11e:	605a      	str	r2, [r3, #4]
  }
}
 800e120:	bf00      	nop
 800e122:	370c      	adds	r7, #12
 800e124:	46bd      	mov	sp, r7
 800e126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12a:	4770      	bx	lr

0800e12c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b086      	sub	sp, #24
 800e130:	af02      	add	r7, sp, #8
 800e132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2200      	movs	r2, #0
 800e138:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e13c:	f7fa fdd8 	bl	8008cf0 <HAL_GetTick>
 800e140:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f003 0308 	and.w	r3, r3, #8
 800e14c:	2b08      	cmp	r3, #8
 800e14e:	d10e      	bne.n	800e16e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e150:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e154:	9300      	str	r3, [sp, #0]
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	2200      	movs	r2, #0
 800e15a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f000 f82d 	bl	800e1be <UART_WaitOnFlagUntilTimeout>
 800e164:	4603      	mov	r3, r0
 800e166:	2b00      	cmp	r3, #0
 800e168:	d001      	beq.n	800e16e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e16a:	2303      	movs	r3, #3
 800e16c:	e023      	b.n	800e1b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f003 0304 	and.w	r3, r3, #4
 800e178:	2b04      	cmp	r3, #4
 800e17a:	d10e      	bne.n	800e19a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e17c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e180:	9300      	str	r3, [sp, #0]
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	2200      	movs	r2, #0
 800e186:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e18a:	6878      	ldr	r0, [r7, #4]
 800e18c:	f000 f817 	bl	800e1be <UART_WaitOnFlagUntilTimeout>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d001      	beq.n	800e19a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e196:	2303      	movs	r3, #3
 800e198:	e00d      	b.n	800e1b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	2220      	movs	r2, #32
 800e19e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2220      	movs	r2, #32
 800e1a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800e1b4:	2300      	movs	r3, #0
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3710      	adds	r7, #16
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}

0800e1be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e1be:	b580      	push	{r7, lr}
 800e1c0:	b084      	sub	sp, #16
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	60f8      	str	r0, [r7, #12]
 800e1c6:	60b9      	str	r1, [r7, #8]
 800e1c8:	603b      	str	r3, [r7, #0]
 800e1ca:	4613      	mov	r3, r2
 800e1cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e1ce:	e05e      	b.n	800e28e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e1d0:	69bb      	ldr	r3, [r7, #24]
 800e1d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1d6:	d05a      	beq.n	800e28e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e1d8:	f7fa fd8a 	bl	8008cf0 <HAL_GetTick>
 800e1dc:	4602      	mov	r2, r0
 800e1de:	683b      	ldr	r3, [r7, #0]
 800e1e0:	1ad3      	subs	r3, r2, r3
 800e1e2:	69ba      	ldr	r2, [r7, #24]
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d302      	bcc.n	800e1ee <UART_WaitOnFlagUntilTimeout+0x30>
 800e1e8:	69bb      	ldr	r3, [r7, #24]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d11b      	bne.n	800e226 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	681a      	ldr	r2, [r3, #0]
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e1fc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	689a      	ldr	r2, [r3, #8]
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	f022 0201 	bic.w	r2, r2, #1
 800e20c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	2220      	movs	r2, #32
 800e212:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	2220      	movs	r2, #32
 800e218:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	2200      	movs	r2, #0
 800e21e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800e222:	2303      	movs	r3, #3
 800e224:	e043      	b.n	800e2ae <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f003 0304 	and.w	r3, r3, #4
 800e230:	2b00      	cmp	r3, #0
 800e232:	d02c      	beq.n	800e28e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	69db      	ldr	r3, [r3, #28]
 800e23a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e23e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e242:	d124      	bne.n	800e28e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e24c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	681a      	ldr	r2, [r3, #0]
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e25c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	689a      	ldr	r2, [r3, #8]
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	f022 0201 	bic.w	r2, r2, #1
 800e26c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	2220      	movs	r2, #32
 800e272:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	2220      	movs	r2, #32
 800e278:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	2220      	movs	r2, #32
 800e27e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	2200      	movs	r2, #0
 800e286:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800e28a:	2303      	movs	r3, #3
 800e28c:	e00f      	b.n	800e2ae <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	69da      	ldr	r2, [r3, #28]
 800e294:	68bb      	ldr	r3, [r7, #8]
 800e296:	4013      	ands	r3, r2
 800e298:	68ba      	ldr	r2, [r7, #8]
 800e29a:	429a      	cmp	r2, r3
 800e29c:	bf0c      	ite	eq
 800e29e:	2301      	moveq	r3, #1
 800e2a0:	2300      	movne	r3, #0
 800e2a2:	b2db      	uxtb	r3, r3
 800e2a4:	461a      	mov	r2, r3
 800e2a6:	79fb      	ldrb	r3, [r7, #7]
 800e2a8:	429a      	cmp	r2, r3
 800e2aa:	d091      	beq.n	800e1d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e2ac:	2300      	movs	r3, #0
}
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	3710      	adds	r7, #16
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
	...

0800e2b8 <__errno>:
 800e2b8:	4b01      	ldr	r3, [pc, #4]	; (800e2c0 <__errno+0x8>)
 800e2ba:	6818      	ldr	r0, [r3, #0]
 800e2bc:	4770      	bx	lr
 800e2be:	bf00      	nop
 800e2c0:	2000000c 	.word	0x2000000c

0800e2c4 <__libc_init_array>:
 800e2c4:	b570      	push	{r4, r5, r6, lr}
 800e2c6:	4d0d      	ldr	r5, [pc, #52]	; (800e2fc <__libc_init_array+0x38>)
 800e2c8:	4c0d      	ldr	r4, [pc, #52]	; (800e300 <__libc_init_array+0x3c>)
 800e2ca:	1b64      	subs	r4, r4, r5
 800e2cc:	10a4      	asrs	r4, r4, #2
 800e2ce:	2600      	movs	r6, #0
 800e2d0:	42a6      	cmp	r6, r4
 800e2d2:	d109      	bne.n	800e2e8 <__libc_init_array+0x24>
 800e2d4:	4d0b      	ldr	r5, [pc, #44]	; (800e304 <__libc_init_array+0x40>)
 800e2d6:	4c0c      	ldr	r4, [pc, #48]	; (800e308 <__libc_init_array+0x44>)
 800e2d8:	f003 f8bc 	bl	8011454 <_init>
 800e2dc:	1b64      	subs	r4, r4, r5
 800e2de:	10a4      	asrs	r4, r4, #2
 800e2e0:	2600      	movs	r6, #0
 800e2e2:	42a6      	cmp	r6, r4
 800e2e4:	d105      	bne.n	800e2f2 <__libc_init_array+0x2e>
 800e2e6:	bd70      	pop	{r4, r5, r6, pc}
 800e2e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2ec:	4798      	blx	r3
 800e2ee:	3601      	adds	r6, #1
 800e2f0:	e7ee      	b.n	800e2d0 <__libc_init_array+0xc>
 800e2f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2f6:	4798      	blx	r3
 800e2f8:	3601      	adds	r6, #1
 800e2fa:	e7f2      	b.n	800e2e2 <__libc_init_array+0x1e>
 800e2fc:	08011a4c 	.word	0x08011a4c
 800e300:	08011a4c 	.word	0x08011a4c
 800e304:	08011a4c 	.word	0x08011a4c
 800e308:	08011a50 	.word	0x08011a50

0800e30c <memcpy>:
 800e30c:	440a      	add	r2, r1
 800e30e:	4291      	cmp	r1, r2
 800e310:	f100 33ff 	add.w	r3, r0, #4294967295
 800e314:	d100      	bne.n	800e318 <memcpy+0xc>
 800e316:	4770      	bx	lr
 800e318:	b510      	push	{r4, lr}
 800e31a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e31e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e322:	4291      	cmp	r1, r2
 800e324:	d1f9      	bne.n	800e31a <memcpy+0xe>
 800e326:	bd10      	pop	{r4, pc}

0800e328 <memset>:
 800e328:	4402      	add	r2, r0
 800e32a:	4603      	mov	r3, r0
 800e32c:	4293      	cmp	r3, r2
 800e32e:	d100      	bne.n	800e332 <memset+0xa>
 800e330:	4770      	bx	lr
 800e332:	f803 1b01 	strb.w	r1, [r3], #1
 800e336:	e7f9      	b.n	800e32c <memset+0x4>

0800e338 <__cvt>:
 800e338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e33c:	ec55 4b10 	vmov	r4, r5, d0
 800e340:	2d00      	cmp	r5, #0
 800e342:	460e      	mov	r6, r1
 800e344:	4619      	mov	r1, r3
 800e346:	462b      	mov	r3, r5
 800e348:	bfbb      	ittet	lt
 800e34a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e34e:	461d      	movlt	r5, r3
 800e350:	2300      	movge	r3, #0
 800e352:	232d      	movlt	r3, #45	; 0x2d
 800e354:	700b      	strb	r3, [r1, #0]
 800e356:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e358:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e35c:	4691      	mov	r9, r2
 800e35e:	f023 0820 	bic.w	r8, r3, #32
 800e362:	bfbc      	itt	lt
 800e364:	4622      	movlt	r2, r4
 800e366:	4614      	movlt	r4, r2
 800e368:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e36c:	d005      	beq.n	800e37a <__cvt+0x42>
 800e36e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e372:	d100      	bne.n	800e376 <__cvt+0x3e>
 800e374:	3601      	adds	r6, #1
 800e376:	2102      	movs	r1, #2
 800e378:	e000      	b.n	800e37c <__cvt+0x44>
 800e37a:	2103      	movs	r1, #3
 800e37c:	ab03      	add	r3, sp, #12
 800e37e:	9301      	str	r3, [sp, #4]
 800e380:	ab02      	add	r3, sp, #8
 800e382:	9300      	str	r3, [sp, #0]
 800e384:	ec45 4b10 	vmov	d0, r4, r5
 800e388:	4653      	mov	r3, sl
 800e38a:	4632      	mov	r2, r6
 800e38c:	f000 ff1c 	bl	800f1c8 <_dtoa_r>
 800e390:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e394:	4607      	mov	r7, r0
 800e396:	d102      	bne.n	800e39e <__cvt+0x66>
 800e398:	f019 0f01 	tst.w	r9, #1
 800e39c:	d022      	beq.n	800e3e4 <__cvt+0xac>
 800e39e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e3a2:	eb07 0906 	add.w	r9, r7, r6
 800e3a6:	d110      	bne.n	800e3ca <__cvt+0x92>
 800e3a8:	783b      	ldrb	r3, [r7, #0]
 800e3aa:	2b30      	cmp	r3, #48	; 0x30
 800e3ac:	d10a      	bne.n	800e3c4 <__cvt+0x8c>
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	4620      	mov	r0, r4
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	f7f2 fb87 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3ba:	b918      	cbnz	r0, 800e3c4 <__cvt+0x8c>
 800e3bc:	f1c6 0601 	rsb	r6, r6, #1
 800e3c0:	f8ca 6000 	str.w	r6, [sl]
 800e3c4:	f8da 3000 	ldr.w	r3, [sl]
 800e3c8:	4499      	add	r9, r3
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	4629      	mov	r1, r5
 800e3d2:	f7f2 fb79 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3d6:	b108      	cbz	r0, 800e3dc <__cvt+0xa4>
 800e3d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800e3dc:	2230      	movs	r2, #48	; 0x30
 800e3de:	9b03      	ldr	r3, [sp, #12]
 800e3e0:	454b      	cmp	r3, r9
 800e3e2:	d307      	bcc.n	800e3f4 <__cvt+0xbc>
 800e3e4:	9b03      	ldr	r3, [sp, #12]
 800e3e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e3e8:	1bdb      	subs	r3, r3, r7
 800e3ea:	4638      	mov	r0, r7
 800e3ec:	6013      	str	r3, [r2, #0]
 800e3ee:	b004      	add	sp, #16
 800e3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f4:	1c59      	adds	r1, r3, #1
 800e3f6:	9103      	str	r1, [sp, #12]
 800e3f8:	701a      	strb	r2, [r3, #0]
 800e3fa:	e7f0      	b.n	800e3de <__cvt+0xa6>

0800e3fc <__exponent>:
 800e3fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e3fe:	4603      	mov	r3, r0
 800e400:	2900      	cmp	r1, #0
 800e402:	bfb8      	it	lt
 800e404:	4249      	neglt	r1, r1
 800e406:	f803 2b02 	strb.w	r2, [r3], #2
 800e40a:	bfb4      	ite	lt
 800e40c:	222d      	movlt	r2, #45	; 0x2d
 800e40e:	222b      	movge	r2, #43	; 0x2b
 800e410:	2909      	cmp	r1, #9
 800e412:	7042      	strb	r2, [r0, #1]
 800e414:	dd2a      	ble.n	800e46c <__exponent+0x70>
 800e416:	f10d 0407 	add.w	r4, sp, #7
 800e41a:	46a4      	mov	ip, r4
 800e41c:	270a      	movs	r7, #10
 800e41e:	46a6      	mov	lr, r4
 800e420:	460a      	mov	r2, r1
 800e422:	fb91 f6f7 	sdiv	r6, r1, r7
 800e426:	fb07 1516 	mls	r5, r7, r6, r1
 800e42a:	3530      	adds	r5, #48	; 0x30
 800e42c:	2a63      	cmp	r2, #99	; 0x63
 800e42e:	f104 34ff 	add.w	r4, r4, #4294967295
 800e432:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e436:	4631      	mov	r1, r6
 800e438:	dcf1      	bgt.n	800e41e <__exponent+0x22>
 800e43a:	3130      	adds	r1, #48	; 0x30
 800e43c:	f1ae 0502 	sub.w	r5, lr, #2
 800e440:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e444:	1c44      	adds	r4, r0, #1
 800e446:	4629      	mov	r1, r5
 800e448:	4561      	cmp	r1, ip
 800e44a:	d30a      	bcc.n	800e462 <__exponent+0x66>
 800e44c:	f10d 0209 	add.w	r2, sp, #9
 800e450:	eba2 020e 	sub.w	r2, r2, lr
 800e454:	4565      	cmp	r5, ip
 800e456:	bf88      	it	hi
 800e458:	2200      	movhi	r2, #0
 800e45a:	4413      	add	r3, r2
 800e45c:	1a18      	subs	r0, r3, r0
 800e45e:	b003      	add	sp, #12
 800e460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e462:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e466:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e46a:	e7ed      	b.n	800e448 <__exponent+0x4c>
 800e46c:	2330      	movs	r3, #48	; 0x30
 800e46e:	3130      	adds	r1, #48	; 0x30
 800e470:	7083      	strb	r3, [r0, #2]
 800e472:	70c1      	strb	r1, [r0, #3]
 800e474:	1d03      	adds	r3, r0, #4
 800e476:	e7f1      	b.n	800e45c <__exponent+0x60>

0800e478 <_printf_float>:
 800e478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e47c:	ed2d 8b02 	vpush	{d8}
 800e480:	b08d      	sub	sp, #52	; 0x34
 800e482:	460c      	mov	r4, r1
 800e484:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e488:	4616      	mov	r6, r2
 800e48a:	461f      	mov	r7, r3
 800e48c:	4605      	mov	r5, r0
 800e48e:	f001 fe41 	bl	8010114 <_localeconv_r>
 800e492:	f8d0 a000 	ldr.w	sl, [r0]
 800e496:	4650      	mov	r0, sl
 800e498:	f7f1 fe9a 	bl	80001d0 <strlen>
 800e49c:	2300      	movs	r3, #0
 800e49e:	930a      	str	r3, [sp, #40]	; 0x28
 800e4a0:	6823      	ldr	r3, [r4, #0]
 800e4a2:	9305      	str	r3, [sp, #20]
 800e4a4:	f8d8 3000 	ldr.w	r3, [r8]
 800e4a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e4ac:	3307      	adds	r3, #7
 800e4ae:	f023 0307 	bic.w	r3, r3, #7
 800e4b2:	f103 0208 	add.w	r2, r3, #8
 800e4b6:	f8c8 2000 	str.w	r2, [r8]
 800e4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e4c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e4c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e4ca:	9307      	str	r3, [sp, #28]
 800e4cc:	f8cd 8018 	str.w	r8, [sp, #24]
 800e4d0:	ee08 0a10 	vmov	s16, r0
 800e4d4:	4b9f      	ldr	r3, [pc, #636]	; (800e754 <_printf_float+0x2dc>)
 800e4d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4da:	f04f 32ff 	mov.w	r2, #4294967295
 800e4de:	f7f2 fb25 	bl	8000b2c <__aeabi_dcmpun>
 800e4e2:	bb88      	cbnz	r0, 800e548 <_printf_float+0xd0>
 800e4e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4e8:	4b9a      	ldr	r3, [pc, #616]	; (800e754 <_printf_float+0x2dc>)
 800e4ea:	f04f 32ff 	mov.w	r2, #4294967295
 800e4ee:	f7f2 faff 	bl	8000af0 <__aeabi_dcmple>
 800e4f2:	bb48      	cbnz	r0, 800e548 <_printf_float+0xd0>
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	4640      	mov	r0, r8
 800e4fa:	4649      	mov	r1, r9
 800e4fc:	f7f2 faee 	bl	8000adc <__aeabi_dcmplt>
 800e500:	b110      	cbz	r0, 800e508 <_printf_float+0x90>
 800e502:	232d      	movs	r3, #45	; 0x2d
 800e504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e508:	4b93      	ldr	r3, [pc, #588]	; (800e758 <_printf_float+0x2e0>)
 800e50a:	4894      	ldr	r0, [pc, #592]	; (800e75c <_printf_float+0x2e4>)
 800e50c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e510:	bf94      	ite	ls
 800e512:	4698      	movls	r8, r3
 800e514:	4680      	movhi	r8, r0
 800e516:	2303      	movs	r3, #3
 800e518:	6123      	str	r3, [r4, #16]
 800e51a:	9b05      	ldr	r3, [sp, #20]
 800e51c:	f023 0204 	bic.w	r2, r3, #4
 800e520:	6022      	str	r2, [r4, #0]
 800e522:	f04f 0900 	mov.w	r9, #0
 800e526:	9700      	str	r7, [sp, #0]
 800e528:	4633      	mov	r3, r6
 800e52a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e52c:	4621      	mov	r1, r4
 800e52e:	4628      	mov	r0, r5
 800e530:	f000 f9d8 	bl	800e8e4 <_printf_common>
 800e534:	3001      	adds	r0, #1
 800e536:	f040 8090 	bne.w	800e65a <_printf_float+0x1e2>
 800e53a:	f04f 30ff 	mov.w	r0, #4294967295
 800e53e:	b00d      	add	sp, #52	; 0x34
 800e540:	ecbd 8b02 	vpop	{d8}
 800e544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e548:	4642      	mov	r2, r8
 800e54a:	464b      	mov	r3, r9
 800e54c:	4640      	mov	r0, r8
 800e54e:	4649      	mov	r1, r9
 800e550:	f7f2 faec 	bl	8000b2c <__aeabi_dcmpun>
 800e554:	b140      	cbz	r0, 800e568 <_printf_float+0xf0>
 800e556:	464b      	mov	r3, r9
 800e558:	2b00      	cmp	r3, #0
 800e55a:	bfbc      	itt	lt
 800e55c:	232d      	movlt	r3, #45	; 0x2d
 800e55e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e562:	487f      	ldr	r0, [pc, #508]	; (800e760 <_printf_float+0x2e8>)
 800e564:	4b7f      	ldr	r3, [pc, #508]	; (800e764 <_printf_float+0x2ec>)
 800e566:	e7d1      	b.n	800e50c <_printf_float+0x94>
 800e568:	6863      	ldr	r3, [r4, #4]
 800e56a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e56e:	9206      	str	r2, [sp, #24]
 800e570:	1c5a      	adds	r2, r3, #1
 800e572:	d13f      	bne.n	800e5f4 <_printf_float+0x17c>
 800e574:	2306      	movs	r3, #6
 800e576:	6063      	str	r3, [r4, #4]
 800e578:	9b05      	ldr	r3, [sp, #20]
 800e57a:	6861      	ldr	r1, [r4, #4]
 800e57c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e580:	2300      	movs	r3, #0
 800e582:	9303      	str	r3, [sp, #12]
 800e584:	ab0a      	add	r3, sp, #40	; 0x28
 800e586:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e58a:	ab09      	add	r3, sp, #36	; 0x24
 800e58c:	ec49 8b10 	vmov	d0, r8, r9
 800e590:	9300      	str	r3, [sp, #0]
 800e592:	6022      	str	r2, [r4, #0]
 800e594:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e598:	4628      	mov	r0, r5
 800e59a:	f7ff fecd 	bl	800e338 <__cvt>
 800e59e:	9b06      	ldr	r3, [sp, #24]
 800e5a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5a2:	2b47      	cmp	r3, #71	; 0x47
 800e5a4:	4680      	mov	r8, r0
 800e5a6:	d108      	bne.n	800e5ba <_printf_float+0x142>
 800e5a8:	1cc8      	adds	r0, r1, #3
 800e5aa:	db02      	blt.n	800e5b2 <_printf_float+0x13a>
 800e5ac:	6863      	ldr	r3, [r4, #4]
 800e5ae:	4299      	cmp	r1, r3
 800e5b0:	dd41      	ble.n	800e636 <_printf_float+0x1be>
 800e5b2:	f1ab 0b02 	sub.w	fp, fp, #2
 800e5b6:	fa5f fb8b 	uxtb.w	fp, fp
 800e5ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e5be:	d820      	bhi.n	800e602 <_printf_float+0x18a>
 800e5c0:	3901      	subs	r1, #1
 800e5c2:	465a      	mov	r2, fp
 800e5c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e5c8:	9109      	str	r1, [sp, #36]	; 0x24
 800e5ca:	f7ff ff17 	bl	800e3fc <__exponent>
 800e5ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e5d0:	1813      	adds	r3, r2, r0
 800e5d2:	2a01      	cmp	r2, #1
 800e5d4:	4681      	mov	r9, r0
 800e5d6:	6123      	str	r3, [r4, #16]
 800e5d8:	dc02      	bgt.n	800e5e0 <_printf_float+0x168>
 800e5da:	6822      	ldr	r2, [r4, #0]
 800e5dc:	07d2      	lsls	r2, r2, #31
 800e5de:	d501      	bpl.n	800e5e4 <_printf_float+0x16c>
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	6123      	str	r3, [r4, #16]
 800e5e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d09c      	beq.n	800e526 <_printf_float+0xae>
 800e5ec:	232d      	movs	r3, #45	; 0x2d
 800e5ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5f2:	e798      	b.n	800e526 <_printf_float+0xae>
 800e5f4:	9a06      	ldr	r2, [sp, #24]
 800e5f6:	2a47      	cmp	r2, #71	; 0x47
 800e5f8:	d1be      	bne.n	800e578 <_printf_float+0x100>
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d1bc      	bne.n	800e578 <_printf_float+0x100>
 800e5fe:	2301      	movs	r3, #1
 800e600:	e7b9      	b.n	800e576 <_printf_float+0xfe>
 800e602:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e606:	d118      	bne.n	800e63a <_printf_float+0x1c2>
 800e608:	2900      	cmp	r1, #0
 800e60a:	6863      	ldr	r3, [r4, #4]
 800e60c:	dd0b      	ble.n	800e626 <_printf_float+0x1ae>
 800e60e:	6121      	str	r1, [r4, #16]
 800e610:	b913      	cbnz	r3, 800e618 <_printf_float+0x1a0>
 800e612:	6822      	ldr	r2, [r4, #0]
 800e614:	07d0      	lsls	r0, r2, #31
 800e616:	d502      	bpl.n	800e61e <_printf_float+0x1a6>
 800e618:	3301      	adds	r3, #1
 800e61a:	440b      	add	r3, r1
 800e61c:	6123      	str	r3, [r4, #16]
 800e61e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e620:	f04f 0900 	mov.w	r9, #0
 800e624:	e7de      	b.n	800e5e4 <_printf_float+0x16c>
 800e626:	b913      	cbnz	r3, 800e62e <_printf_float+0x1b6>
 800e628:	6822      	ldr	r2, [r4, #0]
 800e62a:	07d2      	lsls	r2, r2, #31
 800e62c:	d501      	bpl.n	800e632 <_printf_float+0x1ba>
 800e62e:	3302      	adds	r3, #2
 800e630:	e7f4      	b.n	800e61c <_printf_float+0x1a4>
 800e632:	2301      	movs	r3, #1
 800e634:	e7f2      	b.n	800e61c <_printf_float+0x1a4>
 800e636:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e63a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e63c:	4299      	cmp	r1, r3
 800e63e:	db05      	blt.n	800e64c <_printf_float+0x1d4>
 800e640:	6823      	ldr	r3, [r4, #0]
 800e642:	6121      	str	r1, [r4, #16]
 800e644:	07d8      	lsls	r0, r3, #31
 800e646:	d5ea      	bpl.n	800e61e <_printf_float+0x1a6>
 800e648:	1c4b      	adds	r3, r1, #1
 800e64a:	e7e7      	b.n	800e61c <_printf_float+0x1a4>
 800e64c:	2900      	cmp	r1, #0
 800e64e:	bfd4      	ite	le
 800e650:	f1c1 0202 	rsble	r2, r1, #2
 800e654:	2201      	movgt	r2, #1
 800e656:	4413      	add	r3, r2
 800e658:	e7e0      	b.n	800e61c <_printf_float+0x1a4>
 800e65a:	6823      	ldr	r3, [r4, #0]
 800e65c:	055a      	lsls	r2, r3, #21
 800e65e:	d407      	bmi.n	800e670 <_printf_float+0x1f8>
 800e660:	6923      	ldr	r3, [r4, #16]
 800e662:	4642      	mov	r2, r8
 800e664:	4631      	mov	r1, r6
 800e666:	4628      	mov	r0, r5
 800e668:	47b8      	blx	r7
 800e66a:	3001      	adds	r0, #1
 800e66c:	d12c      	bne.n	800e6c8 <_printf_float+0x250>
 800e66e:	e764      	b.n	800e53a <_printf_float+0xc2>
 800e670:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e674:	f240 80e0 	bls.w	800e838 <_printf_float+0x3c0>
 800e678:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e67c:	2200      	movs	r2, #0
 800e67e:	2300      	movs	r3, #0
 800e680:	f7f2 fa22 	bl	8000ac8 <__aeabi_dcmpeq>
 800e684:	2800      	cmp	r0, #0
 800e686:	d034      	beq.n	800e6f2 <_printf_float+0x27a>
 800e688:	4a37      	ldr	r2, [pc, #220]	; (800e768 <_printf_float+0x2f0>)
 800e68a:	2301      	movs	r3, #1
 800e68c:	4631      	mov	r1, r6
 800e68e:	4628      	mov	r0, r5
 800e690:	47b8      	blx	r7
 800e692:	3001      	adds	r0, #1
 800e694:	f43f af51 	beq.w	800e53a <_printf_float+0xc2>
 800e698:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e69c:	429a      	cmp	r2, r3
 800e69e:	db02      	blt.n	800e6a6 <_printf_float+0x22e>
 800e6a0:	6823      	ldr	r3, [r4, #0]
 800e6a2:	07d8      	lsls	r0, r3, #31
 800e6a4:	d510      	bpl.n	800e6c8 <_printf_float+0x250>
 800e6a6:	ee18 3a10 	vmov	r3, s16
 800e6aa:	4652      	mov	r2, sl
 800e6ac:	4631      	mov	r1, r6
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	47b8      	blx	r7
 800e6b2:	3001      	adds	r0, #1
 800e6b4:	f43f af41 	beq.w	800e53a <_printf_float+0xc2>
 800e6b8:	f04f 0800 	mov.w	r8, #0
 800e6bc:	f104 091a 	add.w	r9, r4, #26
 800e6c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6c2:	3b01      	subs	r3, #1
 800e6c4:	4543      	cmp	r3, r8
 800e6c6:	dc09      	bgt.n	800e6dc <_printf_float+0x264>
 800e6c8:	6823      	ldr	r3, [r4, #0]
 800e6ca:	079b      	lsls	r3, r3, #30
 800e6cc:	f100 8105 	bmi.w	800e8da <_printf_float+0x462>
 800e6d0:	68e0      	ldr	r0, [r4, #12]
 800e6d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6d4:	4298      	cmp	r0, r3
 800e6d6:	bfb8      	it	lt
 800e6d8:	4618      	movlt	r0, r3
 800e6da:	e730      	b.n	800e53e <_printf_float+0xc6>
 800e6dc:	2301      	movs	r3, #1
 800e6de:	464a      	mov	r2, r9
 800e6e0:	4631      	mov	r1, r6
 800e6e2:	4628      	mov	r0, r5
 800e6e4:	47b8      	blx	r7
 800e6e6:	3001      	adds	r0, #1
 800e6e8:	f43f af27 	beq.w	800e53a <_printf_float+0xc2>
 800e6ec:	f108 0801 	add.w	r8, r8, #1
 800e6f0:	e7e6      	b.n	800e6c0 <_printf_float+0x248>
 800e6f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	dc39      	bgt.n	800e76c <_printf_float+0x2f4>
 800e6f8:	4a1b      	ldr	r2, [pc, #108]	; (800e768 <_printf_float+0x2f0>)
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	4631      	mov	r1, r6
 800e6fe:	4628      	mov	r0, r5
 800e700:	47b8      	blx	r7
 800e702:	3001      	adds	r0, #1
 800e704:	f43f af19 	beq.w	800e53a <_printf_float+0xc2>
 800e708:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e70c:	4313      	orrs	r3, r2
 800e70e:	d102      	bne.n	800e716 <_printf_float+0x29e>
 800e710:	6823      	ldr	r3, [r4, #0]
 800e712:	07d9      	lsls	r1, r3, #31
 800e714:	d5d8      	bpl.n	800e6c8 <_printf_float+0x250>
 800e716:	ee18 3a10 	vmov	r3, s16
 800e71a:	4652      	mov	r2, sl
 800e71c:	4631      	mov	r1, r6
 800e71e:	4628      	mov	r0, r5
 800e720:	47b8      	blx	r7
 800e722:	3001      	adds	r0, #1
 800e724:	f43f af09 	beq.w	800e53a <_printf_float+0xc2>
 800e728:	f04f 0900 	mov.w	r9, #0
 800e72c:	f104 0a1a 	add.w	sl, r4, #26
 800e730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e732:	425b      	negs	r3, r3
 800e734:	454b      	cmp	r3, r9
 800e736:	dc01      	bgt.n	800e73c <_printf_float+0x2c4>
 800e738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e73a:	e792      	b.n	800e662 <_printf_float+0x1ea>
 800e73c:	2301      	movs	r3, #1
 800e73e:	4652      	mov	r2, sl
 800e740:	4631      	mov	r1, r6
 800e742:	4628      	mov	r0, r5
 800e744:	47b8      	blx	r7
 800e746:	3001      	adds	r0, #1
 800e748:	f43f aef7 	beq.w	800e53a <_printf_float+0xc2>
 800e74c:	f109 0901 	add.w	r9, r9, #1
 800e750:	e7ee      	b.n	800e730 <_printf_float+0x2b8>
 800e752:	bf00      	nop
 800e754:	7fefffff 	.word	0x7fefffff
 800e758:	08011670 	.word	0x08011670
 800e75c:	08011674 	.word	0x08011674
 800e760:	0801167c 	.word	0x0801167c
 800e764:	08011678 	.word	0x08011678
 800e768:	08011680 	.word	0x08011680
 800e76c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e76e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e770:	429a      	cmp	r2, r3
 800e772:	bfa8      	it	ge
 800e774:	461a      	movge	r2, r3
 800e776:	2a00      	cmp	r2, #0
 800e778:	4691      	mov	r9, r2
 800e77a:	dc37      	bgt.n	800e7ec <_printf_float+0x374>
 800e77c:	f04f 0b00 	mov.w	fp, #0
 800e780:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e784:	f104 021a 	add.w	r2, r4, #26
 800e788:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e78a:	9305      	str	r3, [sp, #20]
 800e78c:	eba3 0309 	sub.w	r3, r3, r9
 800e790:	455b      	cmp	r3, fp
 800e792:	dc33      	bgt.n	800e7fc <_printf_float+0x384>
 800e794:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e798:	429a      	cmp	r2, r3
 800e79a:	db3b      	blt.n	800e814 <_printf_float+0x39c>
 800e79c:	6823      	ldr	r3, [r4, #0]
 800e79e:	07da      	lsls	r2, r3, #31
 800e7a0:	d438      	bmi.n	800e814 <_printf_float+0x39c>
 800e7a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7a4:	9a05      	ldr	r2, [sp, #20]
 800e7a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e7a8:	1a9a      	subs	r2, r3, r2
 800e7aa:	eba3 0901 	sub.w	r9, r3, r1
 800e7ae:	4591      	cmp	r9, r2
 800e7b0:	bfa8      	it	ge
 800e7b2:	4691      	movge	r9, r2
 800e7b4:	f1b9 0f00 	cmp.w	r9, #0
 800e7b8:	dc35      	bgt.n	800e826 <_printf_float+0x3ae>
 800e7ba:	f04f 0800 	mov.w	r8, #0
 800e7be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e7c2:	f104 0a1a 	add.w	sl, r4, #26
 800e7c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e7ca:	1a9b      	subs	r3, r3, r2
 800e7cc:	eba3 0309 	sub.w	r3, r3, r9
 800e7d0:	4543      	cmp	r3, r8
 800e7d2:	f77f af79 	ble.w	800e6c8 <_printf_float+0x250>
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	4652      	mov	r2, sl
 800e7da:	4631      	mov	r1, r6
 800e7dc:	4628      	mov	r0, r5
 800e7de:	47b8      	blx	r7
 800e7e0:	3001      	adds	r0, #1
 800e7e2:	f43f aeaa 	beq.w	800e53a <_printf_float+0xc2>
 800e7e6:	f108 0801 	add.w	r8, r8, #1
 800e7ea:	e7ec      	b.n	800e7c6 <_printf_float+0x34e>
 800e7ec:	4613      	mov	r3, r2
 800e7ee:	4631      	mov	r1, r6
 800e7f0:	4642      	mov	r2, r8
 800e7f2:	4628      	mov	r0, r5
 800e7f4:	47b8      	blx	r7
 800e7f6:	3001      	adds	r0, #1
 800e7f8:	d1c0      	bne.n	800e77c <_printf_float+0x304>
 800e7fa:	e69e      	b.n	800e53a <_printf_float+0xc2>
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	4631      	mov	r1, r6
 800e800:	4628      	mov	r0, r5
 800e802:	9205      	str	r2, [sp, #20]
 800e804:	47b8      	blx	r7
 800e806:	3001      	adds	r0, #1
 800e808:	f43f ae97 	beq.w	800e53a <_printf_float+0xc2>
 800e80c:	9a05      	ldr	r2, [sp, #20]
 800e80e:	f10b 0b01 	add.w	fp, fp, #1
 800e812:	e7b9      	b.n	800e788 <_printf_float+0x310>
 800e814:	ee18 3a10 	vmov	r3, s16
 800e818:	4652      	mov	r2, sl
 800e81a:	4631      	mov	r1, r6
 800e81c:	4628      	mov	r0, r5
 800e81e:	47b8      	blx	r7
 800e820:	3001      	adds	r0, #1
 800e822:	d1be      	bne.n	800e7a2 <_printf_float+0x32a>
 800e824:	e689      	b.n	800e53a <_printf_float+0xc2>
 800e826:	9a05      	ldr	r2, [sp, #20]
 800e828:	464b      	mov	r3, r9
 800e82a:	4442      	add	r2, r8
 800e82c:	4631      	mov	r1, r6
 800e82e:	4628      	mov	r0, r5
 800e830:	47b8      	blx	r7
 800e832:	3001      	adds	r0, #1
 800e834:	d1c1      	bne.n	800e7ba <_printf_float+0x342>
 800e836:	e680      	b.n	800e53a <_printf_float+0xc2>
 800e838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e83a:	2a01      	cmp	r2, #1
 800e83c:	dc01      	bgt.n	800e842 <_printf_float+0x3ca>
 800e83e:	07db      	lsls	r3, r3, #31
 800e840:	d538      	bpl.n	800e8b4 <_printf_float+0x43c>
 800e842:	2301      	movs	r3, #1
 800e844:	4642      	mov	r2, r8
 800e846:	4631      	mov	r1, r6
 800e848:	4628      	mov	r0, r5
 800e84a:	47b8      	blx	r7
 800e84c:	3001      	adds	r0, #1
 800e84e:	f43f ae74 	beq.w	800e53a <_printf_float+0xc2>
 800e852:	ee18 3a10 	vmov	r3, s16
 800e856:	4652      	mov	r2, sl
 800e858:	4631      	mov	r1, r6
 800e85a:	4628      	mov	r0, r5
 800e85c:	47b8      	blx	r7
 800e85e:	3001      	adds	r0, #1
 800e860:	f43f ae6b 	beq.w	800e53a <_printf_float+0xc2>
 800e864:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e868:	2200      	movs	r2, #0
 800e86a:	2300      	movs	r3, #0
 800e86c:	f7f2 f92c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e870:	b9d8      	cbnz	r0, 800e8aa <_printf_float+0x432>
 800e872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e874:	f108 0201 	add.w	r2, r8, #1
 800e878:	3b01      	subs	r3, #1
 800e87a:	4631      	mov	r1, r6
 800e87c:	4628      	mov	r0, r5
 800e87e:	47b8      	blx	r7
 800e880:	3001      	adds	r0, #1
 800e882:	d10e      	bne.n	800e8a2 <_printf_float+0x42a>
 800e884:	e659      	b.n	800e53a <_printf_float+0xc2>
 800e886:	2301      	movs	r3, #1
 800e888:	4652      	mov	r2, sl
 800e88a:	4631      	mov	r1, r6
 800e88c:	4628      	mov	r0, r5
 800e88e:	47b8      	blx	r7
 800e890:	3001      	adds	r0, #1
 800e892:	f43f ae52 	beq.w	800e53a <_printf_float+0xc2>
 800e896:	f108 0801 	add.w	r8, r8, #1
 800e89a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e89c:	3b01      	subs	r3, #1
 800e89e:	4543      	cmp	r3, r8
 800e8a0:	dcf1      	bgt.n	800e886 <_printf_float+0x40e>
 800e8a2:	464b      	mov	r3, r9
 800e8a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e8a8:	e6dc      	b.n	800e664 <_printf_float+0x1ec>
 800e8aa:	f04f 0800 	mov.w	r8, #0
 800e8ae:	f104 0a1a 	add.w	sl, r4, #26
 800e8b2:	e7f2      	b.n	800e89a <_printf_float+0x422>
 800e8b4:	2301      	movs	r3, #1
 800e8b6:	4642      	mov	r2, r8
 800e8b8:	e7df      	b.n	800e87a <_printf_float+0x402>
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	464a      	mov	r2, r9
 800e8be:	4631      	mov	r1, r6
 800e8c0:	4628      	mov	r0, r5
 800e8c2:	47b8      	blx	r7
 800e8c4:	3001      	adds	r0, #1
 800e8c6:	f43f ae38 	beq.w	800e53a <_printf_float+0xc2>
 800e8ca:	f108 0801 	add.w	r8, r8, #1
 800e8ce:	68e3      	ldr	r3, [r4, #12]
 800e8d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8d2:	1a5b      	subs	r3, r3, r1
 800e8d4:	4543      	cmp	r3, r8
 800e8d6:	dcf0      	bgt.n	800e8ba <_printf_float+0x442>
 800e8d8:	e6fa      	b.n	800e6d0 <_printf_float+0x258>
 800e8da:	f04f 0800 	mov.w	r8, #0
 800e8de:	f104 0919 	add.w	r9, r4, #25
 800e8e2:	e7f4      	b.n	800e8ce <_printf_float+0x456>

0800e8e4 <_printf_common>:
 800e8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8e8:	4616      	mov	r6, r2
 800e8ea:	4699      	mov	r9, r3
 800e8ec:	688a      	ldr	r2, [r1, #8]
 800e8ee:	690b      	ldr	r3, [r1, #16]
 800e8f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e8f4:	4293      	cmp	r3, r2
 800e8f6:	bfb8      	it	lt
 800e8f8:	4613      	movlt	r3, r2
 800e8fa:	6033      	str	r3, [r6, #0]
 800e8fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e900:	4607      	mov	r7, r0
 800e902:	460c      	mov	r4, r1
 800e904:	b10a      	cbz	r2, 800e90a <_printf_common+0x26>
 800e906:	3301      	adds	r3, #1
 800e908:	6033      	str	r3, [r6, #0]
 800e90a:	6823      	ldr	r3, [r4, #0]
 800e90c:	0699      	lsls	r1, r3, #26
 800e90e:	bf42      	ittt	mi
 800e910:	6833      	ldrmi	r3, [r6, #0]
 800e912:	3302      	addmi	r3, #2
 800e914:	6033      	strmi	r3, [r6, #0]
 800e916:	6825      	ldr	r5, [r4, #0]
 800e918:	f015 0506 	ands.w	r5, r5, #6
 800e91c:	d106      	bne.n	800e92c <_printf_common+0x48>
 800e91e:	f104 0a19 	add.w	sl, r4, #25
 800e922:	68e3      	ldr	r3, [r4, #12]
 800e924:	6832      	ldr	r2, [r6, #0]
 800e926:	1a9b      	subs	r3, r3, r2
 800e928:	42ab      	cmp	r3, r5
 800e92a:	dc26      	bgt.n	800e97a <_printf_common+0x96>
 800e92c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e930:	1e13      	subs	r3, r2, #0
 800e932:	6822      	ldr	r2, [r4, #0]
 800e934:	bf18      	it	ne
 800e936:	2301      	movne	r3, #1
 800e938:	0692      	lsls	r2, r2, #26
 800e93a:	d42b      	bmi.n	800e994 <_printf_common+0xb0>
 800e93c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e940:	4649      	mov	r1, r9
 800e942:	4638      	mov	r0, r7
 800e944:	47c0      	blx	r8
 800e946:	3001      	adds	r0, #1
 800e948:	d01e      	beq.n	800e988 <_printf_common+0xa4>
 800e94a:	6823      	ldr	r3, [r4, #0]
 800e94c:	68e5      	ldr	r5, [r4, #12]
 800e94e:	6832      	ldr	r2, [r6, #0]
 800e950:	f003 0306 	and.w	r3, r3, #6
 800e954:	2b04      	cmp	r3, #4
 800e956:	bf08      	it	eq
 800e958:	1aad      	subeq	r5, r5, r2
 800e95a:	68a3      	ldr	r3, [r4, #8]
 800e95c:	6922      	ldr	r2, [r4, #16]
 800e95e:	bf0c      	ite	eq
 800e960:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e964:	2500      	movne	r5, #0
 800e966:	4293      	cmp	r3, r2
 800e968:	bfc4      	itt	gt
 800e96a:	1a9b      	subgt	r3, r3, r2
 800e96c:	18ed      	addgt	r5, r5, r3
 800e96e:	2600      	movs	r6, #0
 800e970:	341a      	adds	r4, #26
 800e972:	42b5      	cmp	r5, r6
 800e974:	d11a      	bne.n	800e9ac <_printf_common+0xc8>
 800e976:	2000      	movs	r0, #0
 800e978:	e008      	b.n	800e98c <_printf_common+0xa8>
 800e97a:	2301      	movs	r3, #1
 800e97c:	4652      	mov	r2, sl
 800e97e:	4649      	mov	r1, r9
 800e980:	4638      	mov	r0, r7
 800e982:	47c0      	blx	r8
 800e984:	3001      	adds	r0, #1
 800e986:	d103      	bne.n	800e990 <_printf_common+0xac>
 800e988:	f04f 30ff 	mov.w	r0, #4294967295
 800e98c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e990:	3501      	adds	r5, #1
 800e992:	e7c6      	b.n	800e922 <_printf_common+0x3e>
 800e994:	18e1      	adds	r1, r4, r3
 800e996:	1c5a      	adds	r2, r3, #1
 800e998:	2030      	movs	r0, #48	; 0x30
 800e99a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e99e:	4422      	add	r2, r4
 800e9a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e9a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e9a8:	3302      	adds	r3, #2
 800e9aa:	e7c7      	b.n	800e93c <_printf_common+0x58>
 800e9ac:	2301      	movs	r3, #1
 800e9ae:	4622      	mov	r2, r4
 800e9b0:	4649      	mov	r1, r9
 800e9b2:	4638      	mov	r0, r7
 800e9b4:	47c0      	blx	r8
 800e9b6:	3001      	adds	r0, #1
 800e9b8:	d0e6      	beq.n	800e988 <_printf_common+0xa4>
 800e9ba:	3601      	adds	r6, #1
 800e9bc:	e7d9      	b.n	800e972 <_printf_common+0x8e>
	...

0800e9c0 <_printf_i>:
 800e9c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e9c4:	7e0f      	ldrb	r7, [r1, #24]
 800e9c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e9c8:	2f78      	cmp	r7, #120	; 0x78
 800e9ca:	4691      	mov	r9, r2
 800e9cc:	4680      	mov	r8, r0
 800e9ce:	460c      	mov	r4, r1
 800e9d0:	469a      	mov	sl, r3
 800e9d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e9d6:	d807      	bhi.n	800e9e8 <_printf_i+0x28>
 800e9d8:	2f62      	cmp	r7, #98	; 0x62
 800e9da:	d80a      	bhi.n	800e9f2 <_printf_i+0x32>
 800e9dc:	2f00      	cmp	r7, #0
 800e9de:	f000 80d8 	beq.w	800eb92 <_printf_i+0x1d2>
 800e9e2:	2f58      	cmp	r7, #88	; 0x58
 800e9e4:	f000 80a3 	beq.w	800eb2e <_printf_i+0x16e>
 800e9e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e9ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e9f0:	e03a      	b.n	800ea68 <_printf_i+0xa8>
 800e9f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e9f6:	2b15      	cmp	r3, #21
 800e9f8:	d8f6      	bhi.n	800e9e8 <_printf_i+0x28>
 800e9fa:	a101      	add	r1, pc, #4	; (adr r1, 800ea00 <_printf_i+0x40>)
 800e9fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea00:	0800ea59 	.word	0x0800ea59
 800ea04:	0800ea6d 	.word	0x0800ea6d
 800ea08:	0800e9e9 	.word	0x0800e9e9
 800ea0c:	0800e9e9 	.word	0x0800e9e9
 800ea10:	0800e9e9 	.word	0x0800e9e9
 800ea14:	0800e9e9 	.word	0x0800e9e9
 800ea18:	0800ea6d 	.word	0x0800ea6d
 800ea1c:	0800e9e9 	.word	0x0800e9e9
 800ea20:	0800e9e9 	.word	0x0800e9e9
 800ea24:	0800e9e9 	.word	0x0800e9e9
 800ea28:	0800e9e9 	.word	0x0800e9e9
 800ea2c:	0800eb79 	.word	0x0800eb79
 800ea30:	0800ea9d 	.word	0x0800ea9d
 800ea34:	0800eb5b 	.word	0x0800eb5b
 800ea38:	0800e9e9 	.word	0x0800e9e9
 800ea3c:	0800e9e9 	.word	0x0800e9e9
 800ea40:	0800eb9b 	.word	0x0800eb9b
 800ea44:	0800e9e9 	.word	0x0800e9e9
 800ea48:	0800ea9d 	.word	0x0800ea9d
 800ea4c:	0800e9e9 	.word	0x0800e9e9
 800ea50:	0800e9e9 	.word	0x0800e9e9
 800ea54:	0800eb63 	.word	0x0800eb63
 800ea58:	682b      	ldr	r3, [r5, #0]
 800ea5a:	1d1a      	adds	r2, r3, #4
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	602a      	str	r2, [r5, #0]
 800ea60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea68:	2301      	movs	r3, #1
 800ea6a:	e0a3      	b.n	800ebb4 <_printf_i+0x1f4>
 800ea6c:	6820      	ldr	r0, [r4, #0]
 800ea6e:	6829      	ldr	r1, [r5, #0]
 800ea70:	0606      	lsls	r6, r0, #24
 800ea72:	f101 0304 	add.w	r3, r1, #4
 800ea76:	d50a      	bpl.n	800ea8e <_printf_i+0xce>
 800ea78:	680e      	ldr	r6, [r1, #0]
 800ea7a:	602b      	str	r3, [r5, #0]
 800ea7c:	2e00      	cmp	r6, #0
 800ea7e:	da03      	bge.n	800ea88 <_printf_i+0xc8>
 800ea80:	232d      	movs	r3, #45	; 0x2d
 800ea82:	4276      	negs	r6, r6
 800ea84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea88:	485e      	ldr	r0, [pc, #376]	; (800ec04 <_printf_i+0x244>)
 800ea8a:	230a      	movs	r3, #10
 800ea8c:	e019      	b.n	800eac2 <_printf_i+0x102>
 800ea8e:	680e      	ldr	r6, [r1, #0]
 800ea90:	602b      	str	r3, [r5, #0]
 800ea92:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ea96:	bf18      	it	ne
 800ea98:	b236      	sxthne	r6, r6
 800ea9a:	e7ef      	b.n	800ea7c <_printf_i+0xbc>
 800ea9c:	682b      	ldr	r3, [r5, #0]
 800ea9e:	6820      	ldr	r0, [r4, #0]
 800eaa0:	1d19      	adds	r1, r3, #4
 800eaa2:	6029      	str	r1, [r5, #0]
 800eaa4:	0601      	lsls	r1, r0, #24
 800eaa6:	d501      	bpl.n	800eaac <_printf_i+0xec>
 800eaa8:	681e      	ldr	r6, [r3, #0]
 800eaaa:	e002      	b.n	800eab2 <_printf_i+0xf2>
 800eaac:	0646      	lsls	r6, r0, #25
 800eaae:	d5fb      	bpl.n	800eaa8 <_printf_i+0xe8>
 800eab0:	881e      	ldrh	r6, [r3, #0]
 800eab2:	4854      	ldr	r0, [pc, #336]	; (800ec04 <_printf_i+0x244>)
 800eab4:	2f6f      	cmp	r7, #111	; 0x6f
 800eab6:	bf0c      	ite	eq
 800eab8:	2308      	moveq	r3, #8
 800eaba:	230a      	movne	r3, #10
 800eabc:	2100      	movs	r1, #0
 800eabe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eac2:	6865      	ldr	r5, [r4, #4]
 800eac4:	60a5      	str	r5, [r4, #8]
 800eac6:	2d00      	cmp	r5, #0
 800eac8:	bfa2      	ittt	ge
 800eaca:	6821      	ldrge	r1, [r4, #0]
 800eacc:	f021 0104 	bicge.w	r1, r1, #4
 800ead0:	6021      	strge	r1, [r4, #0]
 800ead2:	b90e      	cbnz	r6, 800ead8 <_printf_i+0x118>
 800ead4:	2d00      	cmp	r5, #0
 800ead6:	d04d      	beq.n	800eb74 <_printf_i+0x1b4>
 800ead8:	4615      	mov	r5, r2
 800eada:	fbb6 f1f3 	udiv	r1, r6, r3
 800eade:	fb03 6711 	mls	r7, r3, r1, r6
 800eae2:	5dc7      	ldrb	r7, [r0, r7]
 800eae4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800eae8:	4637      	mov	r7, r6
 800eaea:	42bb      	cmp	r3, r7
 800eaec:	460e      	mov	r6, r1
 800eaee:	d9f4      	bls.n	800eada <_printf_i+0x11a>
 800eaf0:	2b08      	cmp	r3, #8
 800eaf2:	d10b      	bne.n	800eb0c <_printf_i+0x14c>
 800eaf4:	6823      	ldr	r3, [r4, #0]
 800eaf6:	07de      	lsls	r6, r3, #31
 800eaf8:	d508      	bpl.n	800eb0c <_printf_i+0x14c>
 800eafa:	6923      	ldr	r3, [r4, #16]
 800eafc:	6861      	ldr	r1, [r4, #4]
 800eafe:	4299      	cmp	r1, r3
 800eb00:	bfde      	ittt	le
 800eb02:	2330      	movle	r3, #48	; 0x30
 800eb04:	f805 3c01 	strble.w	r3, [r5, #-1]
 800eb08:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eb0c:	1b52      	subs	r2, r2, r5
 800eb0e:	6122      	str	r2, [r4, #16]
 800eb10:	f8cd a000 	str.w	sl, [sp]
 800eb14:	464b      	mov	r3, r9
 800eb16:	aa03      	add	r2, sp, #12
 800eb18:	4621      	mov	r1, r4
 800eb1a:	4640      	mov	r0, r8
 800eb1c:	f7ff fee2 	bl	800e8e4 <_printf_common>
 800eb20:	3001      	adds	r0, #1
 800eb22:	d14c      	bne.n	800ebbe <_printf_i+0x1fe>
 800eb24:	f04f 30ff 	mov.w	r0, #4294967295
 800eb28:	b004      	add	sp, #16
 800eb2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb2e:	4835      	ldr	r0, [pc, #212]	; (800ec04 <_printf_i+0x244>)
 800eb30:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800eb34:	6829      	ldr	r1, [r5, #0]
 800eb36:	6823      	ldr	r3, [r4, #0]
 800eb38:	f851 6b04 	ldr.w	r6, [r1], #4
 800eb3c:	6029      	str	r1, [r5, #0]
 800eb3e:	061d      	lsls	r5, r3, #24
 800eb40:	d514      	bpl.n	800eb6c <_printf_i+0x1ac>
 800eb42:	07df      	lsls	r7, r3, #31
 800eb44:	bf44      	itt	mi
 800eb46:	f043 0320 	orrmi.w	r3, r3, #32
 800eb4a:	6023      	strmi	r3, [r4, #0]
 800eb4c:	b91e      	cbnz	r6, 800eb56 <_printf_i+0x196>
 800eb4e:	6823      	ldr	r3, [r4, #0]
 800eb50:	f023 0320 	bic.w	r3, r3, #32
 800eb54:	6023      	str	r3, [r4, #0]
 800eb56:	2310      	movs	r3, #16
 800eb58:	e7b0      	b.n	800eabc <_printf_i+0xfc>
 800eb5a:	6823      	ldr	r3, [r4, #0]
 800eb5c:	f043 0320 	orr.w	r3, r3, #32
 800eb60:	6023      	str	r3, [r4, #0]
 800eb62:	2378      	movs	r3, #120	; 0x78
 800eb64:	4828      	ldr	r0, [pc, #160]	; (800ec08 <_printf_i+0x248>)
 800eb66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eb6a:	e7e3      	b.n	800eb34 <_printf_i+0x174>
 800eb6c:	0659      	lsls	r1, r3, #25
 800eb6e:	bf48      	it	mi
 800eb70:	b2b6      	uxthmi	r6, r6
 800eb72:	e7e6      	b.n	800eb42 <_printf_i+0x182>
 800eb74:	4615      	mov	r5, r2
 800eb76:	e7bb      	b.n	800eaf0 <_printf_i+0x130>
 800eb78:	682b      	ldr	r3, [r5, #0]
 800eb7a:	6826      	ldr	r6, [r4, #0]
 800eb7c:	6961      	ldr	r1, [r4, #20]
 800eb7e:	1d18      	adds	r0, r3, #4
 800eb80:	6028      	str	r0, [r5, #0]
 800eb82:	0635      	lsls	r5, r6, #24
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	d501      	bpl.n	800eb8c <_printf_i+0x1cc>
 800eb88:	6019      	str	r1, [r3, #0]
 800eb8a:	e002      	b.n	800eb92 <_printf_i+0x1d2>
 800eb8c:	0670      	lsls	r0, r6, #25
 800eb8e:	d5fb      	bpl.n	800eb88 <_printf_i+0x1c8>
 800eb90:	8019      	strh	r1, [r3, #0]
 800eb92:	2300      	movs	r3, #0
 800eb94:	6123      	str	r3, [r4, #16]
 800eb96:	4615      	mov	r5, r2
 800eb98:	e7ba      	b.n	800eb10 <_printf_i+0x150>
 800eb9a:	682b      	ldr	r3, [r5, #0]
 800eb9c:	1d1a      	adds	r2, r3, #4
 800eb9e:	602a      	str	r2, [r5, #0]
 800eba0:	681d      	ldr	r5, [r3, #0]
 800eba2:	6862      	ldr	r2, [r4, #4]
 800eba4:	2100      	movs	r1, #0
 800eba6:	4628      	mov	r0, r5
 800eba8:	f7f1 fb1a 	bl	80001e0 <memchr>
 800ebac:	b108      	cbz	r0, 800ebb2 <_printf_i+0x1f2>
 800ebae:	1b40      	subs	r0, r0, r5
 800ebb0:	6060      	str	r0, [r4, #4]
 800ebb2:	6863      	ldr	r3, [r4, #4]
 800ebb4:	6123      	str	r3, [r4, #16]
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ebbc:	e7a8      	b.n	800eb10 <_printf_i+0x150>
 800ebbe:	6923      	ldr	r3, [r4, #16]
 800ebc0:	462a      	mov	r2, r5
 800ebc2:	4649      	mov	r1, r9
 800ebc4:	4640      	mov	r0, r8
 800ebc6:	47d0      	blx	sl
 800ebc8:	3001      	adds	r0, #1
 800ebca:	d0ab      	beq.n	800eb24 <_printf_i+0x164>
 800ebcc:	6823      	ldr	r3, [r4, #0]
 800ebce:	079b      	lsls	r3, r3, #30
 800ebd0:	d413      	bmi.n	800ebfa <_printf_i+0x23a>
 800ebd2:	68e0      	ldr	r0, [r4, #12]
 800ebd4:	9b03      	ldr	r3, [sp, #12]
 800ebd6:	4298      	cmp	r0, r3
 800ebd8:	bfb8      	it	lt
 800ebda:	4618      	movlt	r0, r3
 800ebdc:	e7a4      	b.n	800eb28 <_printf_i+0x168>
 800ebde:	2301      	movs	r3, #1
 800ebe0:	4632      	mov	r2, r6
 800ebe2:	4649      	mov	r1, r9
 800ebe4:	4640      	mov	r0, r8
 800ebe6:	47d0      	blx	sl
 800ebe8:	3001      	adds	r0, #1
 800ebea:	d09b      	beq.n	800eb24 <_printf_i+0x164>
 800ebec:	3501      	adds	r5, #1
 800ebee:	68e3      	ldr	r3, [r4, #12]
 800ebf0:	9903      	ldr	r1, [sp, #12]
 800ebf2:	1a5b      	subs	r3, r3, r1
 800ebf4:	42ab      	cmp	r3, r5
 800ebf6:	dcf2      	bgt.n	800ebde <_printf_i+0x21e>
 800ebf8:	e7eb      	b.n	800ebd2 <_printf_i+0x212>
 800ebfa:	2500      	movs	r5, #0
 800ebfc:	f104 0619 	add.w	r6, r4, #25
 800ec00:	e7f5      	b.n	800ebee <_printf_i+0x22e>
 800ec02:	bf00      	nop
 800ec04:	08011682 	.word	0x08011682
 800ec08:	08011693 	.word	0x08011693

0800ec0c <iprintf>:
 800ec0c:	b40f      	push	{r0, r1, r2, r3}
 800ec0e:	4b0a      	ldr	r3, [pc, #40]	; (800ec38 <iprintf+0x2c>)
 800ec10:	b513      	push	{r0, r1, r4, lr}
 800ec12:	681c      	ldr	r4, [r3, #0]
 800ec14:	b124      	cbz	r4, 800ec20 <iprintf+0x14>
 800ec16:	69a3      	ldr	r3, [r4, #24]
 800ec18:	b913      	cbnz	r3, 800ec20 <iprintf+0x14>
 800ec1a:	4620      	mov	r0, r4
 800ec1c:	f001 f9dc 	bl	800ffd8 <__sinit>
 800ec20:	ab05      	add	r3, sp, #20
 800ec22:	9a04      	ldr	r2, [sp, #16]
 800ec24:	68a1      	ldr	r1, [r4, #8]
 800ec26:	9301      	str	r3, [sp, #4]
 800ec28:	4620      	mov	r0, r4
 800ec2a:	f002 f8e7 	bl	8010dfc <_vfiprintf_r>
 800ec2e:	b002      	add	sp, #8
 800ec30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec34:	b004      	add	sp, #16
 800ec36:	4770      	bx	lr
 800ec38:	2000000c 	.word	0x2000000c

0800ec3c <putchar>:
 800ec3c:	4b09      	ldr	r3, [pc, #36]	; (800ec64 <putchar+0x28>)
 800ec3e:	b513      	push	{r0, r1, r4, lr}
 800ec40:	681c      	ldr	r4, [r3, #0]
 800ec42:	4601      	mov	r1, r0
 800ec44:	b134      	cbz	r4, 800ec54 <putchar+0x18>
 800ec46:	69a3      	ldr	r3, [r4, #24]
 800ec48:	b923      	cbnz	r3, 800ec54 <putchar+0x18>
 800ec4a:	9001      	str	r0, [sp, #4]
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	f001 f9c3 	bl	800ffd8 <__sinit>
 800ec52:	9901      	ldr	r1, [sp, #4]
 800ec54:	68a2      	ldr	r2, [r4, #8]
 800ec56:	4620      	mov	r0, r4
 800ec58:	b002      	add	sp, #8
 800ec5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec5e:	f002 b9fd 	b.w	801105c <_putc_r>
 800ec62:	bf00      	nop
 800ec64:	2000000c 	.word	0x2000000c

0800ec68 <_puts_r>:
 800ec68:	b570      	push	{r4, r5, r6, lr}
 800ec6a:	460e      	mov	r6, r1
 800ec6c:	4605      	mov	r5, r0
 800ec6e:	b118      	cbz	r0, 800ec78 <_puts_r+0x10>
 800ec70:	6983      	ldr	r3, [r0, #24]
 800ec72:	b90b      	cbnz	r3, 800ec78 <_puts_r+0x10>
 800ec74:	f001 f9b0 	bl	800ffd8 <__sinit>
 800ec78:	69ab      	ldr	r3, [r5, #24]
 800ec7a:	68ac      	ldr	r4, [r5, #8]
 800ec7c:	b913      	cbnz	r3, 800ec84 <_puts_r+0x1c>
 800ec7e:	4628      	mov	r0, r5
 800ec80:	f001 f9aa 	bl	800ffd8 <__sinit>
 800ec84:	4b2c      	ldr	r3, [pc, #176]	; (800ed38 <_puts_r+0xd0>)
 800ec86:	429c      	cmp	r4, r3
 800ec88:	d120      	bne.n	800eccc <_puts_r+0x64>
 800ec8a:	686c      	ldr	r4, [r5, #4]
 800ec8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ec8e:	07db      	lsls	r3, r3, #31
 800ec90:	d405      	bmi.n	800ec9e <_puts_r+0x36>
 800ec92:	89a3      	ldrh	r3, [r4, #12]
 800ec94:	0598      	lsls	r0, r3, #22
 800ec96:	d402      	bmi.n	800ec9e <_puts_r+0x36>
 800ec98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec9a:	f001 fa40 	bl	801011e <__retarget_lock_acquire_recursive>
 800ec9e:	89a3      	ldrh	r3, [r4, #12]
 800eca0:	0719      	lsls	r1, r3, #28
 800eca2:	d51d      	bpl.n	800ece0 <_puts_r+0x78>
 800eca4:	6923      	ldr	r3, [r4, #16]
 800eca6:	b1db      	cbz	r3, 800ece0 <_puts_r+0x78>
 800eca8:	3e01      	subs	r6, #1
 800ecaa:	68a3      	ldr	r3, [r4, #8]
 800ecac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ecb0:	3b01      	subs	r3, #1
 800ecb2:	60a3      	str	r3, [r4, #8]
 800ecb4:	bb39      	cbnz	r1, 800ed06 <_puts_r+0x9e>
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	da38      	bge.n	800ed2c <_puts_r+0xc4>
 800ecba:	4622      	mov	r2, r4
 800ecbc:	210a      	movs	r1, #10
 800ecbe:	4628      	mov	r0, r5
 800ecc0:	f000 f936 	bl	800ef30 <__swbuf_r>
 800ecc4:	3001      	adds	r0, #1
 800ecc6:	d011      	beq.n	800ecec <_puts_r+0x84>
 800ecc8:	250a      	movs	r5, #10
 800ecca:	e011      	b.n	800ecf0 <_puts_r+0x88>
 800eccc:	4b1b      	ldr	r3, [pc, #108]	; (800ed3c <_puts_r+0xd4>)
 800ecce:	429c      	cmp	r4, r3
 800ecd0:	d101      	bne.n	800ecd6 <_puts_r+0x6e>
 800ecd2:	68ac      	ldr	r4, [r5, #8]
 800ecd4:	e7da      	b.n	800ec8c <_puts_r+0x24>
 800ecd6:	4b1a      	ldr	r3, [pc, #104]	; (800ed40 <_puts_r+0xd8>)
 800ecd8:	429c      	cmp	r4, r3
 800ecda:	bf08      	it	eq
 800ecdc:	68ec      	ldreq	r4, [r5, #12]
 800ecde:	e7d5      	b.n	800ec8c <_puts_r+0x24>
 800ece0:	4621      	mov	r1, r4
 800ece2:	4628      	mov	r0, r5
 800ece4:	f000 f976 	bl	800efd4 <__swsetup_r>
 800ece8:	2800      	cmp	r0, #0
 800ecea:	d0dd      	beq.n	800eca8 <_puts_r+0x40>
 800ecec:	f04f 35ff 	mov.w	r5, #4294967295
 800ecf0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ecf2:	07da      	lsls	r2, r3, #31
 800ecf4:	d405      	bmi.n	800ed02 <_puts_r+0x9a>
 800ecf6:	89a3      	ldrh	r3, [r4, #12]
 800ecf8:	059b      	lsls	r3, r3, #22
 800ecfa:	d402      	bmi.n	800ed02 <_puts_r+0x9a>
 800ecfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecfe:	f001 fa0f 	bl	8010120 <__retarget_lock_release_recursive>
 800ed02:	4628      	mov	r0, r5
 800ed04:	bd70      	pop	{r4, r5, r6, pc}
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	da04      	bge.n	800ed14 <_puts_r+0xac>
 800ed0a:	69a2      	ldr	r2, [r4, #24]
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	dc06      	bgt.n	800ed1e <_puts_r+0xb6>
 800ed10:	290a      	cmp	r1, #10
 800ed12:	d004      	beq.n	800ed1e <_puts_r+0xb6>
 800ed14:	6823      	ldr	r3, [r4, #0]
 800ed16:	1c5a      	adds	r2, r3, #1
 800ed18:	6022      	str	r2, [r4, #0]
 800ed1a:	7019      	strb	r1, [r3, #0]
 800ed1c:	e7c5      	b.n	800ecaa <_puts_r+0x42>
 800ed1e:	4622      	mov	r2, r4
 800ed20:	4628      	mov	r0, r5
 800ed22:	f000 f905 	bl	800ef30 <__swbuf_r>
 800ed26:	3001      	adds	r0, #1
 800ed28:	d1bf      	bne.n	800ecaa <_puts_r+0x42>
 800ed2a:	e7df      	b.n	800ecec <_puts_r+0x84>
 800ed2c:	6823      	ldr	r3, [r4, #0]
 800ed2e:	250a      	movs	r5, #10
 800ed30:	1c5a      	adds	r2, r3, #1
 800ed32:	6022      	str	r2, [r4, #0]
 800ed34:	701d      	strb	r5, [r3, #0]
 800ed36:	e7db      	b.n	800ecf0 <_puts_r+0x88>
 800ed38:	08011754 	.word	0x08011754
 800ed3c:	08011774 	.word	0x08011774
 800ed40:	08011734 	.word	0x08011734

0800ed44 <puts>:
 800ed44:	4b02      	ldr	r3, [pc, #8]	; (800ed50 <puts+0xc>)
 800ed46:	4601      	mov	r1, r0
 800ed48:	6818      	ldr	r0, [r3, #0]
 800ed4a:	f7ff bf8d 	b.w	800ec68 <_puts_r>
 800ed4e:	bf00      	nop
 800ed50:	2000000c 	.word	0x2000000c

0800ed54 <setbuf>:
 800ed54:	2900      	cmp	r1, #0
 800ed56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed5a:	bf0c      	ite	eq
 800ed5c:	2202      	moveq	r2, #2
 800ed5e:	2200      	movne	r2, #0
 800ed60:	f000 b800 	b.w	800ed64 <setvbuf>

0800ed64 <setvbuf>:
 800ed64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ed68:	461d      	mov	r5, r3
 800ed6a:	4b5d      	ldr	r3, [pc, #372]	; (800eee0 <setvbuf+0x17c>)
 800ed6c:	681f      	ldr	r7, [r3, #0]
 800ed6e:	4604      	mov	r4, r0
 800ed70:	460e      	mov	r6, r1
 800ed72:	4690      	mov	r8, r2
 800ed74:	b127      	cbz	r7, 800ed80 <setvbuf+0x1c>
 800ed76:	69bb      	ldr	r3, [r7, #24]
 800ed78:	b913      	cbnz	r3, 800ed80 <setvbuf+0x1c>
 800ed7a:	4638      	mov	r0, r7
 800ed7c:	f001 f92c 	bl	800ffd8 <__sinit>
 800ed80:	4b58      	ldr	r3, [pc, #352]	; (800eee4 <setvbuf+0x180>)
 800ed82:	429c      	cmp	r4, r3
 800ed84:	d167      	bne.n	800ee56 <setvbuf+0xf2>
 800ed86:	687c      	ldr	r4, [r7, #4]
 800ed88:	f1b8 0f02 	cmp.w	r8, #2
 800ed8c:	d006      	beq.n	800ed9c <setvbuf+0x38>
 800ed8e:	f1b8 0f01 	cmp.w	r8, #1
 800ed92:	f200 809f 	bhi.w	800eed4 <setvbuf+0x170>
 800ed96:	2d00      	cmp	r5, #0
 800ed98:	f2c0 809c 	blt.w	800eed4 <setvbuf+0x170>
 800ed9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ed9e:	07db      	lsls	r3, r3, #31
 800eda0:	d405      	bmi.n	800edae <setvbuf+0x4a>
 800eda2:	89a3      	ldrh	r3, [r4, #12]
 800eda4:	0598      	lsls	r0, r3, #22
 800eda6:	d402      	bmi.n	800edae <setvbuf+0x4a>
 800eda8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800edaa:	f001 f9b8 	bl	801011e <__retarget_lock_acquire_recursive>
 800edae:	4621      	mov	r1, r4
 800edb0:	4638      	mov	r0, r7
 800edb2:	f001 f87d 	bl	800feb0 <_fflush_r>
 800edb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800edb8:	b141      	cbz	r1, 800edcc <setvbuf+0x68>
 800edba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800edbe:	4299      	cmp	r1, r3
 800edc0:	d002      	beq.n	800edc8 <setvbuf+0x64>
 800edc2:	4638      	mov	r0, r7
 800edc4:	f001 fdb4 	bl	8010930 <_free_r>
 800edc8:	2300      	movs	r3, #0
 800edca:	6363      	str	r3, [r4, #52]	; 0x34
 800edcc:	2300      	movs	r3, #0
 800edce:	61a3      	str	r3, [r4, #24]
 800edd0:	6063      	str	r3, [r4, #4]
 800edd2:	89a3      	ldrh	r3, [r4, #12]
 800edd4:	0619      	lsls	r1, r3, #24
 800edd6:	d503      	bpl.n	800ede0 <setvbuf+0x7c>
 800edd8:	6921      	ldr	r1, [r4, #16]
 800edda:	4638      	mov	r0, r7
 800eddc:	f001 fda8 	bl	8010930 <_free_r>
 800ede0:	89a3      	ldrh	r3, [r4, #12]
 800ede2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800ede6:	f023 0303 	bic.w	r3, r3, #3
 800edea:	f1b8 0f02 	cmp.w	r8, #2
 800edee:	81a3      	strh	r3, [r4, #12]
 800edf0:	d06c      	beq.n	800eecc <setvbuf+0x168>
 800edf2:	ab01      	add	r3, sp, #4
 800edf4:	466a      	mov	r2, sp
 800edf6:	4621      	mov	r1, r4
 800edf8:	4638      	mov	r0, r7
 800edfa:	f001 f992 	bl	8010122 <__swhatbuf_r>
 800edfe:	89a3      	ldrh	r3, [r4, #12]
 800ee00:	4318      	orrs	r0, r3
 800ee02:	81a0      	strh	r0, [r4, #12]
 800ee04:	2d00      	cmp	r5, #0
 800ee06:	d130      	bne.n	800ee6a <setvbuf+0x106>
 800ee08:	9d00      	ldr	r5, [sp, #0]
 800ee0a:	4628      	mov	r0, r5
 800ee0c:	f001 f9ee 	bl	80101ec <malloc>
 800ee10:	4606      	mov	r6, r0
 800ee12:	2800      	cmp	r0, #0
 800ee14:	d155      	bne.n	800eec2 <setvbuf+0x15e>
 800ee16:	f8dd 9000 	ldr.w	r9, [sp]
 800ee1a:	45a9      	cmp	r9, r5
 800ee1c:	d14a      	bne.n	800eeb4 <setvbuf+0x150>
 800ee1e:	f04f 35ff 	mov.w	r5, #4294967295
 800ee22:	2200      	movs	r2, #0
 800ee24:	60a2      	str	r2, [r4, #8]
 800ee26:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800ee2a:	6022      	str	r2, [r4, #0]
 800ee2c:	6122      	str	r2, [r4, #16]
 800ee2e:	2201      	movs	r2, #1
 800ee30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee34:	6162      	str	r2, [r4, #20]
 800ee36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ee38:	f043 0302 	orr.w	r3, r3, #2
 800ee3c:	07d2      	lsls	r2, r2, #31
 800ee3e:	81a3      	strh	r3, [r4, #12]
 800ee40:	d405      	bmi.n	800ee4e <setvbuf+0xea>
 800ee42:	f413 7f00 	tst.w	r3, #512	; 0x200
 800ee46:	d102      	bne.n	800ee4e <setvbuf+0xea>
 800ee48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ee4a:	f001 f969 	bl	8010120 <__retarget_lock_release_recursive>
 800ee4e:	4628      	mov	r0, r5
 800ee50:	b003      	add	sp, #12
 800ee52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee56:	4b24      	ldr	r3, [pc, #144]	; (800eee8 <setvbuf+0x184>)
 800ee58:	429c      	cmp	r4, r3
 800ee5a:	d101      	bne.n	800ee60 <setvbuf+0xfc>
 800ee5c:	68bc      	ldr	r4, [r7, #8]
 800ee5e:	e793      	b.n	800ed88 <setvbuf+0x24>
 800ee60:	4b22      	ldr	r3, [pc, #136]	; (800eeec <setvbuf+0x188>)
 800ee62:	429c      	cmp	r4, r3
 800ee64:	bf08      	it	eq
 800ee66:	68fc      	ldreq	r4, [r7, #12]
 800ee68:	e78e      	b.n	800ed88 <setvbuf+0x24>
 800ee6a:	2e00      	cmp	r6, #0
 800ee6c:	d0cd      	beq.n	800ee0a <setvbuf+0xa6>
 800ee6e:	69bb      	ldr	r3, [r7, #24]
 800ee70:	b913      	cbnz	r3, 800ee78 <setvbuf+0x114>
 800ee72:	4638      	mov	r0, r7
 800ee74:	f001 f8b0 	bl	800ffd8 <__sinit>
 800ee78:	f1b8 0f01 	cmp.w	r8, #1
 800ee7c:	bf08      	it	eq
 800ee7e:	89a3      	ldrheq	r3, [r4, #12]
 800ee80:	6026      	str	r6, [r4, #0]
 800ee82:	bf04      	itt	eq
 800ee84:	f043 0301 	orreq.w	r3, r3, #1
 800ee88:	81a3      	strheq	r3, [r4, #12]
 800ee8a:	89a2      	ldrh	r2, [r4, #12]
 800ee8c:	f012 0308 	ands.w	r3, r2, #8
 800ee90:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800ee94:	d01c      	beq.n	800eed0 <setvbuf+0x16c>
 800ee96:	07d3      	lsls	r3, r2, #31
 800ee98:	bf41      	itttt	mi
 800ee9a:	2300      	movmi	r3, #0
 800ee9c:	426d      	negmi	r5, r5
 800ee9e:	60a3      	strmi	r3, [r4, #8]
 800eea0:	61a5      	strmi	r5, [r4, #24]
 800eea2:	bf58      	it	pl
 800eea4:	60a5      	strpl	r5, [r4, #8]
 800eea6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800eea8:	f015 0501 	ands.w	r5, r5, #1
 800eeac:	d115      	bne.n	800eeda <setvbuf+0x176>
 800eeae:	f412 7f00 	tst.w	r2, #512	; 0x200
 800eeb2:	e7c8      	b.n	800ee46 <setvbuf+0xe2>
 800eeb4:	4648      	mov	r0, r9
 800eeb6:	f001 f999 	bl	80101ec <malloc>
 800eeba:	4606      	mov	r6, r0
 800eebc:	2800      	cmp	r0, #0
 800eebe:	d0ae      	beq.n	800ee1e <setvbuf+0xba>
 800eec0:	464d      	mov	r5, r9
 800eec2:	89a3      	ldrh	r3, [r4, #12]
 800eec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eec8:	81a3      	strh	r3, [r4, #12]
 800eeca:	e7d0      	b.n	800ee6e <setvbuf+0x10a>
 800eecc:	2500      	movs	r5, #0
 800eece:	e7a8      	b.n	800ee22 <setvbuf+0xbe>
 800eed0:	60a3      	str	r3, [r4, #8]
 800eed2:	e7e8      	b.n	800eea6 <setvbuf+0x142>
 800eed4:	f04f 35ff 	mov.w	r5, #4294967295
 800eed8:	e7b9      	b.n	800ee4e <setvbuf+0xea>
 800eeda:	2500      	movs	r5, #0
 800eedc:	e7b7      	b.n	800ee4e <setvbuf+0xea>
 800eede:	bf00      	nop
 800eee0:	2000000c 	.word	0x2000000c
 800eee4:	08011754 	.word	0x08011754
 800eee8:	08011774 	.word	0x08011774
 800eeec:	08011734 	.word	0x08011734

0800eef0 <siprintf>:
 800eef0:	b40e      	push	{r1, r2, r3}
 800eef2:	b500      	push	{lr}
 800eef4:	b09c      	sub	sp, #112	; 0x70
 800eef6:	ab1d      	add	r3, sp, #116	; 0x74
 800eef8:	9002      	str	r0, [sp, #8]
 800eefa:	9006      	str	r0, [sp, #24]
 800eefc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ef00:	4809      	ldr	r0, [pc, #36]	; (800ef28 <siprintf+0x38>)
 800ef02:	9107      	str	r1, [sp, #28]
 800ef04:	9104      	str	r1, [sp, #16]
 800ef06:	4909      	ldr	r1, [pc, #36]	; (800ef2c <siprintf+0x3c>)
 800ef08:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef0c:	9105      	str	r1, [sp, #20]
 800ef0e:	6800      	ldr	r0, [r0, #0]
 800ef10:	9301      	str	r3, [sp, #4]
 800ef12:	a902      	add	r1, sp, #8
 800ef14:	f001 fe48 	bl	8010ba8 <_svfiprintf_r>
 800ef18:	9b02      	ldr	r3, [sp, #8]
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	701a      	strb	r2, [r3, #0]
 800ef1e:	b01c      	add	sp, #112	; 0x70
 800ef20:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef24:	b003      	add	sp, #12
 800ef26:	4770      	bx	lr
 800ef28:	2000000c 	.word	0x2000000c
 800ef2c:	ffff0208 	.word	0xffff0208

0800ef30 <__swbuf_r>:
 800ef30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef32:	460e      	mov	r6, r1
 800ef34:	4614      	mov	r4, r2
 800ef36:	4605      	mov	r5, r0
 800ef38:	b118      	cbz	r0, 800ef42 <__swbuf_r+0x12>
 800ef3a:	6983      	ldr	r3, [r0, #24]
 800ef3c:	b90b      	cbnz	r3, 800ef42 <__swbuf_r+0x12>
 800ef3e:	f001 f84b 	bl	800ffd8 <__sinit>
 800ef42:	4b21      	ldr	r3, [pc, #132]	; (800efc8 <__swbuf_r+0x98>)
 800ef44:	429c      	cmp	r4, r3
 800ef46:	d12b      	bne.n	800efa0 <__swbuf_r+0x70>
 800ef48:	686c      	ldr	r4, [r5, #4]
 800ef4a:	69a3      	ldr	r3, [r4, #24]
 800ef4c:	60a3      	str	r3, [r4, #8]
 800ef4e:	89a3      	ldrh	r3, [r4, #12]
 800ef50:	071a      	lsls	r2, r3, #28
 800ef52:	d52f      	bpl.n	800efb4 <__swbuf_r+0x84>
 800ef54:	6923      	ldr	r3, [r4, #16]
 800ef56:	b36b      	cbz	r3, 800efb4 <__swbuf_r+0x84>
 800ef58:	6923      	ldr	r3, [r4, #16]
 800ef5a:	6820      	ldr	r0, [r4, #0]
 800ef5c:	1ac0      	subs	r0, r0, r3
 800ef5e:	6963      	ldr	r3, [r4, #20]
 800ef60:	b2f6      	uxtb	r6, r6
 800ef62:	4283      	cmp	r3, r0
 800ef64:	4637      	mov	r7, r6
 800ef66:	dc04      	bgt.n	800ef72 <__swbuf_r+0x42>
 800ef68:	4621      	mov	r1, r4
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	f000 ffa0 	bl	800feb0 <_fflush_r>
 800ef70:	bb30      	cbnz	r0, 800efc0 <__swbuf_r+0x90>
 800ef72:	68a3      	ldr	r3, [r4, #8]
 800ef74:	3b01      	subs	r3, #1
 800ef76:	60a3      	str	r3, [r4, #8]
 800ef78:	6823      	ldr	r3, [r4, #0]
 800ef7a:	1c5a      	adds	r2, r3, #1
 800ef7c:	6022      	str	r2, [r4, #0]
 800ef7e:	701e      	strb	r6, [r3, #0]
 800ef80:	6963      	ldr	r3, [r4, #20]
 800ef82:	3001      	adds	r0, #1
 800ef84:	4283      	cmp	r3, r0
 800ef86:	d004      	beq.n	800ef92 <__swbuf_r+0x62>
 800ef88:	89a3      	ldrh	r3, [r4, #12]
 800ef8a:	07db      	lsls	r3, r3, #31
 800ef8c:	d506      	bpl.n	800ef9c <__swbuf_r+0x6c>
 800ef8e:	2e0a      	cmp	r6, #10
 800ef90:	d104      	bne.n	800ef9c <__swbuf_r+0x6c>
 800ef92:	4621      	mov	r1, r4
 800ef94:	4628      	mov	r0, r5
 800ef96:	f000 ff8b 	bl	800feb0 <_fflush_r>
 800ef9a:	b988      	cbnz	r0, 800efc0 <__swbuf_r+0x90>
 800ef9c:	4638      	mov	r0, r7
 800ef9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efa0:	4b0a      	ldr	r3, [pc, #40]	; (800efcc <__swbuf_r+0x9c>)
 800efa2:	429c      	cmp	r4, r3
 800efa4:	d101      	bne.n	800efaa <__swbuf_r+0x7a>
 800efa6:	68ac      	ldr	r4, [r5, #8]
 800efa8:	e7cf      	b.n	800ef4a <__swbuf_r+0x1a>
 800efaa:	4b09      	ldr	r3, [pc, #36]	; (800efd0 <__swbuf_r+0xa0>)
 800efac:	429c      	cmp	r4, r3
 800efae:	bf08      	it	eq
 800efb0:	68ec      	ldreq	r4, [r5, #12]
 800efb2:	e7ca      	b.n	800ef4a <__swbuf_r+0x1a>
 800efb4:	4621      	mov	r1, r4
 800efb6:	4628      	mov	r0, r5
 800efb8:	f000 f80c 	bl	800efd4 <__swsetup_r>
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d0cb      	beq.n	800ef58 <__swbuf_r+0x28>
 800efc0:	f04f 37ff 	mov.w	r7, #4294967295
 800efc4:	e7ea      	b.n	800ef9c <__swbuf_r+0x6c>
 800efc6:	bf00      	nop
 800efc8:	08011754 	.word	0x08011754
 800efcc:	08011774 	.word	0x08011774
 800efd0:	08011734 	.word	0x08011734

0800efd4 <__swsetup_r>:
 800efd4:	4b32      	ldr	r3, [pc, #200]	; (800f0a0 <__swsetup_r+0xcc>)
 800efd6:	b570      	push	{r4, r5, r6, lr}
 800efd8:	681d      	ldr	r5, [r3, #0]
 800efda:	4606      	mov	r6, r0
 800efdc:	460c      	mov	r4, r1
 800efde:	b125      	cbz	r5, 800efea <__swsetup_r+0x16>
 800efe0:	69ab      	ldr	r3, [r5, #24]
 800efe2:	b913      	cbnz	r3, 800efea <__swsetup_r+0x16>
 800efe4:	4628      	mov	r0, r5
 800efe6:	f000 fff7 	bl	800ffd8 <__sinit>
 800efea:	4b2e      	ldr	r3, [pc, #184]	; (800f0a4 <__swsetup_r+0xd0>)
 800efec:	429c      	cmp	r4, r3
 800efee:	d10f      	bne.n	800f010 <__swsetup_r+0x3c>
 800eff0:	686c      	ldr	r4, [r5, #4]
 800eff2:	89a3      	ldrh	r3, [r4, #12]
 800eff4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eff8:	0719      	lsls	r1, r3, #28
 800effa:	d42c      	bmi.n	800f056 <__swsetup_r+0x82>
 800effc:	06dd      	lsls	r5, r3, #27
 800effe:	d411      	bmi.n	800f024 <__swsetup_r+0x50>
 800f000:	2309      	movs	r3, #9
 800f002:	6033      	str	r3, [r6, #0]
 800f004:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f008:	81a3      	strh	r3, [r4, #12]
 800f00a:	f04f 30ff 	mov.w	r0, #4294967295
 800f00e:	e03e      	b.n	800f08e <__swsetup_r+0xba>
 800f010:	4b25      	ldr	r3, [pc, #148]	; (800f0a8 <__swsetup_r+0xd4>)
 800f012:	429c      	cmp	r4, r3
 800f014:	d101      	bne.n	800f01a <__swsetup_r+0x46>
 800f016:	68ac      	ldr	r4, [r5, #8]
 800f018:	e7eb      	b.n	800eff2 <__swsetup_r+0x1e>
 800f01a:	4b24      	ldr	r3, [pc, #144]	; (800f0ac <__swsetup_r+0xd8>)
 800f01c:	429c      	cmp	r4, r3
 800f01e:	bf08      	it	eq
 800f020:	68ec      	ldreq	r4, [r5, #12]
 800f022:	e7e6      	b.n	800eff2 <__swsetup_r+0x1e>
 800f024:	0758      	lsls	r0, r3, #29
 800f026:	d512      	bpl.n	800f04e <__swsetup_r+0x7a>
 800f028:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f02a:	b141      	cbz	r1, 800f03e <__swsetup_r+0x6a>
 800f02c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f030:	4299      	cmp	r1, r3
 800f032:	d002      	beq.n	800f03a <__swsetup_r+0x66>
 800f034:	4630      	mov	r0, r6
 800f036:	f001 fc7b 	bl	8010930 <_free_r>
 800f03a:	2300      	movs	r3, #0
 800f03c:	6363      	str	r3, [r4, #52]	; 0x34
 800f03e:	89a3      	ldrh	r3, [r4, #12]
 800f040:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f044:	81a3      	strh	r3, [r4, #12]
 800f046:	2300      	movs	r3, #0
 800f048:	6063      	str	r3, [r4, #4]
 800f04a:	6923      	ldr	r3, [r4, #16]
 800f04c:	6023      	str	r3, [r4, #0]
 800f04e:	89a3      	ldrh	r3, [r4, #12]
 800f050:	f043 0308 	orr.w	r3, r3, #8
 800f054:	81a3      	strh	r3, [r4, #12]
 800f056:	6923      	ldr	r3, [r4, #16]
 800f058:	b94b      	cbnz	r3, 800f06e <__swsetup_r+0x9a>
 800f05a:	89a3      	ldrh	r3, [r4, #12]
 800f05c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f064:	d003      	beq.n	800f06e <__swsetup_r+0x9a>
 800f066:	4621      	mov	r1, r4
 800f068:	4630      	mov	r0, r6
 800f06a:	f001 f87f 	bl	801016c <__smakebuf_r>
 800f06e:	89a0      	ldrh	r0, [r4, #12]
 800f070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f074:	f010 0301 	ands.w	r3, r0, #1
 800f078:	d00a      	beq.n	800f090 <__swsetup_r+0xbc>
 800f07a:	2300      	movs	r3, #0
 800f07c:	60a3      	str	r3, [r4, #8]
 800f07e:	6963      	ldr	r3, [r4, #20]
 800f080:	425b      	negs	r3, r3
 800f082:	61a3      	str	r3, [r4, #24]
 800f084:	6923      	ldr	r3, [r4, #16]
 800f086:	b943      	cbnz	r3, 800f09a <__swsetup_r+0xc6>
 800f088:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f08c:	d1ba      	bne.n	800f004 <__swsetup_r+0x30>
 800f08e:	bd70      	pop	{r4, r5, r6, pc}
 800f090:	0781      	lsls	r1, r0, #30
 800f092:	bf58      	it	pl
 800f094:	6963      	ldrpl	r3, [r4, #20]
 800f096:	60a3      	str	r3, [r4, #8]
 800f098:	e7f4      	b.n	800f084 <__swsetup_r+0xb0>
 800f09a:	2000      	movs	r0, #0
 800f09c:	e7f7      	b.n	800f08e <__swsetup_r+0xba>
 800f09e:	bf00      	nop
 800f0a0:	2000000c 	.word	0x2000000c
 800f0a4:	08011754 	.word	0x08011754
 800f0a8:	08011774 	.word	0x08011774
 800f0ac:	08011734 	.word	0x08011734

0800f0b0 <quorem>:
 800f0b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b4:	6903      	ldr	r3, [r0, #16]
 800f0b6:	690c      	ldr	r4, [r1, #16]
 800f0b8:	42a3      	cmp	r3, r4
 800f0ba:	4607      	mov	r7, r0
 800f0bc:	f2c0 8081 	blt.w	800f1c2 <quorem+0x112>
 800f0c0:	3c01      	subs	r4, #1
 800f0c2:	f101 0814 	add.w	r8, r1, #20
 800f0c6:	f100 0514 	add.w	r5, r0, #20
 800f0ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f0ce:	9301      	str	r3, [sp, #4]
 800f0d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f0d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f0d8:	3301      	adds	r3, #1
 800f0da:	429a      	cmp	r2, r3
 800f0dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f0e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f0e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800f0e8:	d331      	bcc.n	800f14e <quorem+0x9e>
 800f0ea:	f04f 0e00 	mov.w	lr, #0
 800f0ee:	4640      	mov	r0, r8
 800f0f0:	46ac      	mov	ip, r5
 800f0f2:	46f2      	mov	sl, lr
 800f0f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800f0f8:	b293      	uxth	r3, r2
 800f0fa:	fb06 e303 	mla	r3, r6, r3, lr
 800f0fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f102:	b29b      	uxth	r3, r3
 800f104:	ebaa 0303 	sub.w	r3, sl, r3
 800f108:	f8dc a000 	ldr.w	sl, [ip]
 800f10c:	0c12      	lsrs	r2, r2, #16
 800f10e:	fa13 f38a 	uxtah	r3, r3, sl
 800f112:	fb06 e202 	mla	r2, r6, r2, lr
 800f116:	9300      	str	r3, [sp, #0]
 800f118:	9b00      	ldr	r3, [sp, #0]
 800f11a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f11e:	b292      	uxth	r2, r2
 800f120:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f124:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f128:	f8bd 3000 	ldrh.w	r3, [sp]
 800f12c:	4581      	cmp	r9, r0
 800f12e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f132:	f84c 3b04 	str.w	r3, [ip], #4
 800f136:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f13a:	d2db      	bcs.n	800f0f4 <quorem+0x44>
 800f13c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f140:	b92b      	cbnz	r3, 800f14e <quorem+0x9e>
 800f142:	9b01      	ldr	r3, [sp, #4]
 800f144:	3b04      	subs	r3, #4
 800f146:	429d      	cmp	r5, r3
 800f148:	461a      	mov	r2, r3
 800f14a:	d32e      	bcc.n	800f1aa <quorem+0xfa>
 800f14c:	613c      	str	r4, [r7, #16]
 800f14e:	4638      	mov	r0, r7
 800f150:	f001 fad6 	bl	8010700 <__mcmp>
 800f154:	2800      	cmp	r0, #0
 800f156:	db24      	blt.n	800f1a2 <quorem+0xf2>
 800f158:	3601      	adds	r6, #1
 800f15a:	4628      	mov	r0, r5
 800f15c:	f04f 0c00 	mov.w	ip, #0
 800f160:	f858 2b04 	ldr.w	r2, [r8], #4
 800f164:	f8d0 e000 	ldr.w	lr, [r0]
 800f168:	b293      	uxth	r3, r2
 800f16a:	ebac 0303 	sub.w	r3, ip, r3
 800f16e:	0c12      	lsrs	r2, r2, #16
 800f170:	fa13 f38e 	uxtah	r3, r3, lr
 800f174:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f178:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f17c:	b29b      	uxth	r3, r3
 800f17e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f182:	45c1      	cmp	r9, r8
 800f184:	f840 3b04 	str.w	r3, [r0], #4
 800f188:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f18c:	d2e8      	bcs.n	800f160 <quorem+0xb0>
 800f18e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f192:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f196:	b922      	cbnz	r2, 800f1a2 <quorem+0xf2>
 800f198:	3b04      	subs	r3, #4
 800f19a:	429d      	cmp	r5, r3
 800f19c:	461a      	mov	r2, r3
 800f19e:	d30a      	bcc.n	800f1b6 <quorem+0x106>
 800f1a0:	613c      	str	r4, [r7, #16]
 800f1a2:	4630      	mov	r0, r6
 800f1a4:	b003      	add	sp, #12
 800f1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1aa:	6812      	ldr	r2, [r2, #0]
 800f1ac:	3b04      	subs	r3, #4
 800f1ae:	2a00      	cmp	r2, #0
 800f1b0:	d1cc      	bne.n	800f14c <quorem+0x9c>
 800f1b2:	3c01      	subs	r4, #1
 800f1b4:	e7c7      	b.n	800f146 <quorem+0x96>
 800f1b6:	6812      	ldr	r2, [r2, #0]
 800f1b8:	3b04      	subs	r3, #4
 800f1ba:	2a00      	cmp	r2, #0
 800f1bc:	d1f0      	bne.n	800f1a0 <quorem+0xf0>
 800f1be:	3c01      	subs	r4, #1
 800f1c0:	e7eb      	b.n	800f19a <quorem+0xea>
 800f1c2:	2000      	movs	r0, #0
 800f1c4:	e7ee      	b.n	800f1a4 <quorem+0xf4>
	...

0800f1c8 <_dtoa_r>:
 800f1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1cc:	ed2d 8b04 	vpush	{d8-d9}
 800f1d0:	ec57 6b10 	vmov	r6, r7, d0
 800f1d4:	b093      	sub	sp, #76	; 0x4c
 800f1d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f1d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f1dc:	9106      	str	r1, [sp, #24]
 800f1de:	ee10 aa10 	vmov	sl, s0
 800f1e2:	4604      	mov	r4, r0
 800f1e4:	9209      	str	r2, [sp, #36]	; 0x24
 800f1e6:	930c      	str	r3, [sp, #48]	; 0x30
 800f1e8:	46bb      	mov	fp, r7
 800f1ea:	b975      	cbnz	r5, 800f20a <_dtoa_r+0x42>
 800f1ec:	2010      	movs	r0, #16
 800f1ee:	f000 fffd 	bl	80101ec <malloc>
 800f1f2:	4602      	mov	r2, r0
 800f1f4:	6260      	str	r0, [r4, #36]	; 0x24
 800f1f6:	b920      	cbnz	r0, 800f202 <_dtoa_r+0x3a>
 800f1f8:	4ba7      	ldr	r3, [pc, #668]	; (800f498 <_dtoa_r+0x2d0>)
 800f1fa:	21ea      	movs	r1, #234	; 0xea
 800f1fc:	48a7      	ldr	r0, [pc, #668]	; (800f49c <_dtoa_r+0x2d4>)
 800f1fe:	f001 ffdb 	bl	80111b8 <__assert_func>
 800f202:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f206:	6005      	str	r5, [r0, #0]
 800f208:	60c5      	str	r5, [r0, #12]
 800f20a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f20c:	6819      	ldr	r1, [r3, #0]
 800f20e:	b151      	cbz	r1, 800f226 <_dtoa_r+0x5e>
 800f210:	685a      	ldr	r2, [r3, #4]
 800f212:	604a      	str	r2, [r1, #4]
 800f214:	2301      	movs	r3, #1
 800f216:	4093      	lsls	r3, r2
 800f218:	608b      	str	r3, [r1, #8]
 800f21a:	4620      	mov	r0, r4
 800f21c:	f001 f82e 	bl	801027c <_Bfree>
 800f220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f222:	2200      	movs	r2, #0
 800f224:	601a      	str	r2, [r3, #0]
 800f226:	1e3b      	subs	r3, r7, #0
 800f228:	bfaa      	itet	ge
 800f22a:	2300      	movge	r3, #0
 800f22c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f230:	f8c8 3000 	strge.w	r3, [r8]
 800f234:	4b9a      	ldr	r3, [pc, #616]	; (800f4a0 <_dtoa_r+0x2d8>)
 800f236:	bfbc      	itt	lt
 800f238:	2201      	movlt	r2, #1
 800f23a:	f8c8 2000 	strlt.w	r2, [r8]
 800f23e:	ea33 030b 	bics.w	r3, r3, fp
 800f242:	d11b      	bne.n	800f27c <_dtoa_r+0xb4>
 800f244:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f246:	f242 730f 	movw	r3, #9999	; 0x270f
 800f24a:	6013      	str	r3, [r2, #0]
 800f24c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f250:	4333      	orrs	r3, r6
 800f252:	f000 8592 	beq.w	800fd7a <_dtoa_r+0xbb2>
 800f256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f258:	b963      	cbnz	r3, 800f274 <_dtoa_r+0xac>
 800f25a:	4b92      	ldr	r3, [pc, #584]	; (800f4a4 <_dtoa_r+0x2dc>)
 800f25c:	e022      	b.n	800f2a4 <_dtoa_r+0xdc>
 800f25e:	4b92      	ldr	r3, [pc, #584]	; (800f4a8 <_dtoa_r+0x2e0>)
 800f260:	9301      	str	r3, [sp, #4]
 800f262:	3308      	adds	r3, #8
 800f264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f266:	6013      	str	r3, [r2, #0]
 800f268:	9801      	ldr	r0, [sp, #4]
 800f26a:	b013      	add	sp, #76	; 0x4c
 800f26c:	ecbd 8b04 	vpop	{d8-d9}
 800f270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f274:	4b8b      	ldr	r3, [pc, #556]	; (800f4a4 <_dtoa_r+0x2dc>)
 800f276:	9301      	str	r3, [sp, #4]
 800f278:	3303      	adds	r3, #3
 800f27a:	e7f3      	b.n	800f264 <_dtoa_r+0x9c>
 800f27c:	2200      	movs	r2, #0
 800f27e:	2300      	movs	r3, #0
 800f280:	4650      	mov	r0, sl
 800f282:	4659      	mov	r1, fp
 800f284:	f7f1 fc20 	bl	8000ac8 <__aeabi_dcmpeq>
 800f288:	ec4b ab19 	vmov	d9, sl, fp
 800f28c:	4680      	mov	r8, r0
 800f28e:	b158      	cbz	r0, 800f2a8 <_dtoa_r+0xe0>
 800f290:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f292:	2301      	movs	r3, #1
 800f294:	6013      	str	r3, [r2, #0]
 800f296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f298:	2b00      	cmp	r3, #0
 800f29a:	f000 856b 	beq.w	800fd74 <_dtoa_r+0xbac>
 800f29e:	4883      	ldr	r0, [pc, #524]	; (800f4ac <_dtoa_r+0x2e4>)
 800f2a0:	6018      	str	r0, [r3, #0]
 800f2a2:	1e43      	subs	r3, r0, #1
 800f2a4:	9301      	str	r3, [sp, #4]
 800f2a6:	e7df      	b.n	800f268 <_dtoa_r+0xa0>
 800f2a8:	ec4b ab10 	vmov	d0, sl, fp
 800f2ac:	aa10      	add	r2, sp, #64	; 0x40
 800f2ae:	a911      	add	r1, sp, #68	; 0x44
 800f2b0:	4620      	mov	r0, r4
 800f2b2:	f001 facb 	bl	801084c <__d2b>
 800f2b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f2ba:	ee08 0a10 	vmov	s16, r0
 800f2be:	2d00      	cmp	r5, #0
 800f2c0:	f000 8084 	beq.w	800f3cc <_dtoa_r+0x204>
 800f2c4:	ee19 3a90 	vmov	r3, s19
 800f2c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f2cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f2d0:	4656      	mov	r6, sl
 800f2d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f2d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f2da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f2de:	4b74      	ldr	r3, [pc, #464]	; (800f4b0 <_dtoa_r+0x2e8>)
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	4630      	mov	r0, r6
 800f2e4:	4639      	mov	r1, r7
 800f2e6:	f7f0 ffcf 	bl	8000288 <__aeabi_dsub>
 800f2ea:	a365      	add	r3, pc, #404	; (adr r3, 800f480 <_dtoa_r+0x2b8>)
 800f2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f0:	f7f1 f982 	bl	80005f8 <__aeabi_dmul>
 800f2f4:	a364      	add	r3, pc, #400	; (adr r3, 800f488 <_dtoa_r+0x2c0>)
 800f2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fa:	f7f0 ffc7 	bl	800028c <__adddf3>
 800f2fe:	4606      	mov	r6, r0
 800f300:	4628      	mov	r0, r5
 800f302:	460f      	mov	r7, r1
 800f304:	f7f1 f90e 	bl	8000524 <__aeabi_i2d>
 800f308:	a361      	add	r3, pc, #388	; (adr r3, 800f490 <_dtoa_r+0x2c8>)
 800f30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f30e:	f7f1 f973 	bl	80005f8 <__aeabi_dmul>
 800f312:	4602      	mov	r2, r0
 800f314:	460b      	mov	r3, r1
 800f316:	4630      	mov	r0, r6
 800f318:	4639      	mov	r1, r7
 800f31a:	f7f0 ffb7 	bl	800028c <__adddf3>
 800f31e:	4606      	mov	r6, r0
 800f320:	460f      	mov	r7, r1
 800f322:	f7f1 fc19 	bl	8000b58 <__aeabi_d2iz>
 800f326:	2200      	movs	r2, #0
 800f328:	9000      	str	r0, [sp, #0]
 800f32a:	2300      	movs	r3, #0
 800f32c:	4630      	mov	r0, r6
 800f32e:	4639      	mov	r1, r7
 800f330:	f7f1 fbd4 	bl	8000adc <__aeabi_dcmplt>
 800f334:	b150      	cbz	r0, 800f34c <_dtoa_r+0x184>
 800f336:	9800      	ldr	r0, [sp, #0]
 800f338:	f7f1 f8f4 	bl	8000524 <__aeabi_i2d>
 800f33c:	4632      	mov	r2, r6
 800f33e:	463b      	mov	r3, r7
 800f340:	f7f1 fbc2 	bl	8000ac8 <__aeabi_dcmpeq>
 800f344:	b910      	cbnz	r0, 800f34c <_dtoa_r+0x184>
 800f346:	9b00      	ldr	r3, [sp, #0]
 800f348:	3b01      	subs	r3, #1
 800f34a:	9300      	str	r3, [sp, #0]
 800f34c:	9b00      	ldr	r3, [sp, #0]
 800f34e:	2b16      	cmp	r3, #22
 800f350:	d85a      	bhi.n	800f408 <_dtoa_r+0x240>
 800f352:	9a00      	ldr	r2, [sp, #0]
 800f354:	4b57      	ldr	r3, [pc, #348]	; (800f4b4 <_dtoa_r+0x2ec>)
 800f356:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35e:	ec51 0b19 	vmov	r0, r1, d9
 800f362:	f7f1 fbbb 	bl	8000adc <__aeabi_dcmplt>
 800f366:	2800      	cmp	r0, #0
 800f368:	d050      	beq.n	800f40c <_dtoa_r+0x244>
 800f36a:	9b00      	ldr	r3, [sp, #0]
 800f36c:	3b01      	subs	r3, #1
 800f36e:	9300      	str	r3, [sp, #0]
 800f370:	2300      	movs	r3, #0
 800f372:	930b      	str	r3, [sp, #44]	; 0x2c
 800f374:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f376:	1b5d      	subs	r5, r3, r5
 800f378:	1e6b      	subs	r3, r5, #1
 800f37a:	9305      	str	r3, [sp, #20]
 800f37c:	bf45      	ittet	mi
 800f37e:	f1c5 0301 	rsbmi	r3, r5, #1
 800f382:	9304      	strmi	r3, [sp, #16]
 800f384:	2300      	movpl	r3, #0
 800f386:	2300      	movmi	r3, #0
 800f388:	bf4c      	ite	mi
 800f38a:	9305      	strmi	r3, [sp, #20]
 800f38c:	9304      	strpl	r3, [sp, #16]
 800f38e:	9b00      	ldr	r3, [sp, #0]
 800f390:	2b00      	cmp	r3, #0
 800f392:	db3d      	blt.n	800f410 <_dtoa_r+0x248>
 800f394:	9b05      	ldr	r3, [sp, #20]
 800f396:	9a00      	ldr	r2, [sp, #0]
 800f398:	920a      	str	r2, [sp, #40]	; 0x28
 800f39a:	4413      	add	r3, r2
 800f39c:	9305      	str	r3, [sp, #20]
 800f39e:	2300      	movs	r3, #0
 800f3a0:	9307      	str	r3, [sp, #28]
 800f3a2:	9b06      	ldr	r3, [sp, #24]
 800f3a4:	2b09      	cmp	r3, #9
 800f3a6:	f200 8089 	bhi.w	800f4bc <_dtoa_r+0x2f4>
 800f3aa:	2b05      	cmp	r3, #5
 800f3ac:	bfc4      	itt	gt
 800f3ae:	3b04      	subgt	r3, #4
 800f3b0:	9306      	strgt	r3, [sp, #24]
 800f3b2:	9b06      	ldr	r3, [sp, #24]
 800f3b4:	f1a3 0302 	sub.w	r3, r3, #2
 800f3b8:	bfcc      	ite	gt
 800f3ba:	2500      	movgt	r5, #0
 800f3bc:	2501      	movle	r5, #1
 800f3be:	2b03      	cmp	r3, #3
 800f3c0:	f200 8087 	bhi.w	800f4d2 <_dtoa_r+0x30a>
 800f3c4:	e8df f003 	tbb	[pc, r3]
 800f3c8:	59383a2d 	.word	0x59383a2d
 800f3cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f3d0:	441d      	add	r5, r3
 800f3d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f3d6:	2b20      	cmp	r3, #32
 800f3d8:	bfc1      	itttt	gt
 800f3da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f3de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f3e2:	fa0b f303 	lslgt.w	r3, fp, r3
 800f3e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f3ea:	bfda      	itte	le
 800f3ec:	f1c3 0320 	rsble	r3, r3, #32
 800f3f0:	fa06 f003 	lslle.w	r0, r6, r3
 800f3f4:	4318      	orrgt	r0, r3
 800f3f6:	f7f1 f885 	bl	8000504 <__aeabi_ui2d>
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	4606      	mov	r6, r0
 800f3fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f402:	3d01      	subs	r5, #1
 800f404:	930e      	str	r3, [sp, #56]	; 0x38
 800f406:	e76a      	b.n	800f2de <_dtoa_r+0x116>
 800f408:	2301      	movs	r3, #1
 800f40a:	e7b2      	b.n	800f372 <_dtoa_r+0x1aa>
 800f40c:	900b      	str	r0, [sp, #44]	; 0x2c
 800f40e:	e7b1      	b.n	800f374 <_dtoa_r+0x1ac>
 800f410:	9b04      	ldr	r3, [sp, #16]
 800f412:	9a00      	ldr	r2, [sp, #0]
 800f414:	1a9b      	subs	r3, r3, r2
 800f416:	9304      	str	r3, [sp, #16]
 800f418:	4253      	negs	r3, r2
 800f41a:	9307      	str	r3, [sp, #28]
 800f41c:	2300      	movs	r3, #0
 800f41e:	930a      	str	r3, [sp, #40]	; 0x28
 800f420:	e7bf      	b.n	800f3a2 <_dtoa_r+0x1da>
 800f422:	2300      	movs	r3, #0
 800f424:	9308      	str	r3, [sp, #32]
 800f426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f428:	2b00      	cmp	r3, #0
 800f42a:	dc55      	bgt.n	800f4d8 <_dtoa_r+0x310>
 800f42c:	2301      	movs	r3, #1
 800f42e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f432:	461a      	mov	r2, r3
 800f434:	9209      	str	r2, [sp, #36]	; 0x24
 800f436:	e00c      	b.n	800f452 <_dtoa_r+0x28a>
 800f438:	2301      	movs	r3, #1
 800f43a:	e7f3      	b.n	800f424 <_dtoa_r+0x25c>
 800f43c:	2300      	movs	r3, #0
 800f43e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f440:	9308      	str	r3, [sp, #32]
 800f442:	9b00      	ldr	r3, [sp, #0]
 800f444:	4413      	add	r3, r2
 800f446:	9302      	str	r3, [sp, #8]
 800f448:	3301      	adds	r3, #1
 800f44a:	2b01      	cmp	r3, #1
 800f44c:	9303      	str	r3, [sp, #12]
 800f44e:	bfb8      	it	lt
 800f450:	2301      	movlt	r3, #1
 800f452:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f454:	2200      	movs	r2, #0
 800f456:	6042      	str	r2, [r0, #4]
 800f458:	2204      	movs	r2, #4
 800f45a:	f102 0614 	add.w	r6, r2, #20
 800f45e:	429e      	cmp	r6, r3
 800f460:	6841      	ldr	r1, [r0, #4]
 800f462:	d93d      	bls.n	800f4e0 <_dtoa_r+0x318>
 800f464:	4620      	mov	r0, r4
 800f466:	f000 fec9 	bl	80101fc <_Balloc>
 800f46a:	9001      	str	r0, [sp, #4]
 800f46c:	2800      	cmp	r0, #0
 800f46e:	d13b      	bne.n	800f4e8 <_dtoa_r+0x320>
 800f470:	4b11      	ldr	r3, [pc, #68]	; (800f4b8 <_dtoa_r+0x2f0>)
 800f472:	4602      	mov	r2, r0
 800f474:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f478:	e6c0      	b.n	800f1fc <_dtoa_r+0x34>
 800f47a:	2301      	movs	r3, #1
 800f47c:	e7df      	b.n	800f43e <_dtoa_r+0x276>
 800f47e:	bf00      	nop
 800f480:	636f4361 	.word	0x636f4361
 800f484:	3fd287a7 	.word	0x3fd287a7
 800f488:	8b60c8b3 	.word	0x8b60c8b3
 800f48c:	3fc68a28 	.word	0x3fc68a28
 800f490:	509f79fb 	.word	0x509f79fb
 800f494:	3fd34413 	.word	0x3fd34413
 800f498:	080116b1 	.word	0x080116b1
 800f49c:	080116c8 	.word	0x080116c8
 800f4a0:	7ff00000 	.word	0x7ff00000
 800f4a4:	080116ad 	.word	0x080116ad
 800f4a8:	080116a4 	.word	0x080116a4
 800f4ac:	08011681 	.word	0x08011681
 800f4b0:	3ff80000 	.word	0x3ff80000
 800f4b4:	08011818 	.word	0x08011818
 800f4b8:	08011723 	.word	0x08011723
 800f4bc:	2501      	movs	r5, #1
 800f4be:	2300      	movs	r3, #0
 800f4c0:	9306      	str	r3, [sp, #24]
 800f4c2:	9508      	str	r5, [sp, #32]
 800f4c4:	f04f 33ff 	mov.w	r3, #4294967295
 800f4c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	2312      	movs	r3, #18
 800f4d0:	e7b0      	b.n	800f434 <_dtoa_r+0x26c>
 800f4d2:	2301      	movs	r3, #1
 800f4d4:	9308      	str	r3, [sp, #32]
 800f4d6:	e7f5      	b.n	800f4c4 <_dtoa_r+0x2fc>
 800f4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f4de:	e7b8      	b.n	800f452 <_dtoa_r+0x28a>
 800f4e0:	3101      	adds	r1, #1
 800f4e2:	6041      	str	r1, [r0, #4]
 800f4e4:	0052      	lsls	r2, r2, #1
 800f4e6:	e7b8      	b.n	800f45a <_dtoa_r+0x292>
 800f4e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4ea:	9a01      	ldr	r2, [sp, #4]
 800f4ec:	601a      	str	r2, [r3, #0]
 800f4ee:	9b03      	ldr	r3, [sp, #12]
 800f4f0:	2b0e      	cmp	r3, #14
 800f4f2:	f200 809d 	bhi.w	800f630 <_dtoa_r+0x468>
 800f4f6:	2d00      	cmp	r5, #0
 800f4f8:	f000 809a 	beq.w	800f630 <_dtoa_r+0x468>
 800f4fc:	9b00      	ldr	r3, [sp, #0]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	dd32      	ble.n	800f568 <_dtoa_r+0x3a0>
 800f502:	4ab7      	ldr	r2, [pc, #732]	; (800f7e0 <_dtoa_r+0x618>)
 800f504:	f003 030f 	and.w	r3, r3, #15
 800f508:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f50c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f510:	9b00      	ldr	r3, [sp, #0]
 800f512:	05d8      	lsls	r0, r3, #23
 800f514:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f518:	d516      	bpl.n	800f548 <_dtoa_r+0x380>
 800f51a:	4bb2      	ldr	r3, [pc, #712]	; (800f7e4 <_dtoa_r+0x61c>)
 800f51c:	ec51 0b19 	vmov	r0, r1, d9
 800f520:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f524:	f7f1 f992 	bl	800084c <__aeabi_ddiv>
 800f528:	f007 070f 	and.w	r7, r7, #15
 800f52c:	4682      	mov	sl, r0
 800f52e:	468b      	mov	fp, r1
 800f530:	2503      	movs	r5, #3
 800f532:	4eac      	ldr	r6, [pc, #688]	; (800f7e4 <_dtoa_r+0x61c>)
 800f534:	b957      	cbnz	r7, 800f54c <_dtoa_r+0x384>
 800f536:	4642      	mov	r2, r8
 800f538:	464b      	mov	r3, r9
 800f53a:	4650      	mov	r0, sl
 800f53c:	4659      	mov	r1, fp
 800f53e:	f7f1 f985 	bl	800084c <__aeabi_ddiv>
 800f542:	4682      	mov	sl, r0
 800f544:	468b      	mov	fp, r1
 800f546:	e028      	b.n	800f59a <_dtoa_r+0x3d2>
 800f548:	2502      	movs	r5, #2
 800f54a:	e7f2      	b.n	800f532 <_dtoa_r+0x36a>
 800f54c:	07f9      	lsls	r1, r7, #31
 800f54e:	d508      	bpl.n	800f562 <_dtoa_r+0x39a>
 800f550:	4640      	mov	r0, r8
 800f552:	4649      	mov	r1, r9
 800f554:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f558:	f7f1 f84e 	bl	80005f8 <__aeabi_dmul>
 800f55c:	3501      	adds	r5, #1
 800f55e:	4680      	mov	r8, r0
 800f560:	4689      	mov	r9, r1
 800f562:	107f      	asrs	r7, r7, #1
 800f564:	3608      	adds	r6, #8
 800f566:	e7e5      	b.n	800f534 <_dtoa_r+0x36c>
 800f568:	f000 809b 	beq.w	800f6a2 <_dtoa_r+0x4da>
 800f56c:	9b00      	ldr	r3, [sp, #0]
 800f56e:	4f9d      	ldr	r7, [pc, #628]	; (800f7e4 <_dtoa_r+0x61c>)
 800f570:	425e      	negs	r6, r3
 800f572:	4b9b      	ldr	r3, [pc, #620]	; (800f7e0 <_dtoa_r+0x618>)
 800f574:	f006 020f 	and.w	r2, r6, #15
 800f578:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f580:	ec51 0b19 	vmov	r0, r1, d9
 800f584:	f7f1 f838 	bl	80005f8 <__aeabi_dmul>
 800f588:	1136      	asrs	r6, r6, #4
 800f58a:	4682      	mov	sl, r0
 800f58c:	468b      	mov	fp, r1
 800f58e:	2300      	movs	r3, #0
 800f590:	2502      	movs	r5, #2
 800f592:	2e00      	cmp	r6, #0
 800f594:	d17a      	bne.n	800f68c <_dtoa_r+0x4c4>
 800f596:	2b00      	cmp	r3, #0
 800f598:	d1d3      	bne.n	800f542 <_dtoa_r+0x37a>
 800f59a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	f000 8082 	beq.w	800f6a6 <_dtoa_r+0x4de>
 800f5a2:	4b91      	ldr	r3, [pc, #580]	; (800f7e8 <_dtoa_r+0x620>)
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	4650      	mov	r0, sl
 800f5a8:	4659      	mov	r1, fp
 800f5aa:	f7f1 fa97 	bl	8000adc <__aeabi_dcmplt>
 800f5ae:	2800      	cmp	r0, #0
 800f5b0:	d079      	beq.n	800f6a6 <_dtoa_r+0x4de>
 800f5b2:	9b03      	ldr	r3, [sp, #12]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d076      	beq.n	800f6a6 <_dtoa_r+0x4de>
 800f5b8:	9b02      	ldr	r3, [sp, #8]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	dd36      	ble.n	800f62c <_dtoa_r+0x464>
 800f5be:	9b00      	ldr	r3, [sp, #0]
 800f5c0:	4650      	mov	r0, sl
 800f5c2:	4659      	mov	r1, fp
 800f5c4:	1e5f      	subs	r7, r3, #1
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	4b88      	ldr	r3, [pc, #544]	; (800f7ec <_dtoa_r+0x624>)
 800f5ca:	f7f1 f815 	bl	80005f8 <__aeabi_dmul>
 800f5ce:	9e02      	ldr	r6, [sp, #8]
 800f5d0:	4682      	mov	sl, r0
 800f5d2:	468b      	mov	fp, r1
 800f5d4:	3501      	adds	r5, #1
 800f5d6:	4628      	mov	r0, r5
 800f5d8:	f7f0 ffa4 	bl	8000524 <__aeabi_i2d>
 800f5dc:	4652      	mov	r2, sl
 800f5de:	465b      	mov	r3, fp
 800f5e0:	f7f1 f80a 	bl	80005f8 <__aeabi_dmul>
 800f5e4:	4b82      	ldr	r3, [pc, #520]	; (800f7f0 <_dtoa_r+0x628>)
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	f7f0 fe50 	bl	800028c <__adddf3>
 800f5ec:	46d0      	mov	r8, sl
 800f5ee:	46d9      	mov	r9, fp
 800f5f0:	4682      	mov	sl, r0
 800f5f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f5f6:	2e00      	cmp	r6, #0
 800f5f8:	d158      	bne.n	800f6ac <_dtoa_r+0x4e4>
 800f5fa:	4b7e      	ldr	r3, [pc, #504]	; (800f7f4 <_dtoa_r+0x62c>)
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	4640      	mov	r0, r8
 800f600:	4649      	mov	r1, r9
 800f602:	f7f0 fe41 	bl	8000288 <__aeabi_dsub>
 800f606:	4652      	mov	r2, sl
 800f608:	465b      	mov	r3, fp
 800f60a:	4680      	mov	r8, r0
 800f60c:	4689      	mov	r9, r1
 800f60e:	f7f1 fa83 	bl	8000b18 <__aeabi_dcmpgt>
 800f612:	2800      	cmp	r0, #0
 800f614:	f040 8295 	bne.w	800fb42 <_dtoa_r+0x97a>
 800f618:	4652      	mov	r2, sl
 800f61a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f61e:	4640      	mov	r0, r8
 800f620:	4649      	mov	r1, r9
 800f622:	f7f1 fa5b 	bl	8000adc <__aeabi_dcmplt>
 800f626:	2800      	cmp	r0, #0
 800f628:	f040 8289 	bne.w	800fb3e <_dtoa_r+0x976>
 800f62c:	ec5b ab19 	vmov	sl, fp, d9
 800f630:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f632:	2b00      	cmp	r3, #0
 800f634:	f2c0 8148 	blt.w	800f8c8 <_dtoa_r+0x700>
 800f638:	9a00      	ldr	r2, [sp, #0]
 800f63a:	2a0e      	cmp	r2, #14
 800f63c:	f300 8144 	bgt.w	800f8c8 <_dtoa_r+0x700>
 800f640:	4b67      	ldr	r3, [pc, #412]	; (800f7e0 <_dtoa_r+0x618>)
 800f642:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f646:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f64a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	f280 80d5 	bge.w	800f7fc <_dtoa_r+0x634>
 800f652:	9b03      	ldr	r3, [sp, #12]
 800f654:	2b00      	cmp	r3, #0
 800f656:	f300 80d1 	bgt.w	800f7fc <_dtoa_r+0x634>
 800f65a:	f040 826f 	bne.w	800fb3c <_dtoa_r+0x974>
 800f65e:	4b65      	ldr	r3, [pc, #404]	; (800f7f4 <_dtoa_r+0x62c>)
 800f660:	2200      	movs	r2, #0
 800f662:	4640      	mov	r0, r8
 800f664:	4649      	mov	r1, r9
 800f666:	f7f0 ffc7 	bl	80005f8 <__aeabi_dmul>
 800f66a:	4652      	mov	r2, sl
 800f66c:	465b      	mov	r3, fp
 800f66e:	f7f1 fa49 	bl	8000b04 <__aeabi_dcmpge>
 800f672:	9e03      	ldr	r6, [sp, #12]
 800f674:	4637      	mov	r7, r6
 800f676:	2800      	cmp	r0, #0
 800f678:	f040 8245 	bne.w	800fb06 <_dtoa_r+0x93e>
 800f67c:	9d01      	ldr	r5, [sp, #4]
 800f67e:	2331      	movs	r3, #49	; 0x31
 800f680:	f805 3b01 	strb.w	r3, [r5], #1
 800f684:	9b00      	ldr	r3, [sp, #0]
 800f686:	3301      	adds	r3, #1
 800f688:	9300      	str	r3, [sp, #0]
 800f68a:	e240      	b.n	800fb0e <_dtoa_r+0x946>
 800f68c:	07f2      	lsls	r2, r6, #31
 800f68e:	d505      	bpl.n	800f69c <_dtoa_r+0x4d4>
 800f690:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f694:	f7f0 ffb0 	bl	80005f8 <__aeabi_dmul>
 800f698:	3501      	adds	r5, #1
 800f69a:	2301      	movs	r3, #1
 800f69c:	1076      	asrs	r6, r6, #1
 800f69e:	3708      	adds	r7, #8
 800f6a0:	e777      	b.n	800f592 <_dtoa_r+0x3ca>
 800f6a2:	2502      	movs	r5, #2
 800f6a4:	e779      	b.n	800f59a <_dtoa_r+0x3d2>
 800f6a6:	9f00      	ldr	r7, [sp, #0]
 800f6a8:	9e03      	ldr	r6, [sp, #12]
 800f6aa:	e794      	b.n	800f5d6 <_dtoa_r+0x40e>
 800f6ac:	9901      	ldr	r1, [sp, #4]
 800f6ae:	4b4c      	ldr	r3, [pc, #304]	; (800f7e0 <_dtoa_r+0x618>)
 800f6b0:	4431      	add	r1, r6
 800f6b2:	910d      	str	r1, [sp, #52]	; 0x34
 800f6b4:	9908      	ldr	r1, [sp, #32]
 800f6b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f6ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f6be:	2900      	cmp	r1, #0
 800f6c0:	d043      	beq.n	800f74a <_dtoa_r+0x582>
 800f6c2:	494d      	ldr	r1, [pc, #308]	; (800f7f8 <_dtoa_r+0x630>)
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	f7f1 f8c1 	bl	800084c <__aeabi_ddiv>
 800f6ca:	4652      	mov	r2, sl
 800f6cc:	465b      	mov	r3, fp
 800f6ce:	f7f0 fddb 	bl	8000288 <__aeabi_dsub>
 800f6d2:	9d01      	ldr	r5, [sp, #4]
 800f6d4:	4682      	mov	sl, r0
 800f6d6:	468b      	mov	fp, r1
 800f6d8:	4649      	mov	r1, r9
 800f6da:	4640      	mov	r0, r8
 800f6dc:	f7f1 fa3c 	bl	8000b58 <__aeabi_d2iz>
 800f6e0:	4606      	mov	r6, r0
 800f6e2:	f7f0 ff1f 	bl	8000524 <__aeabi_i2d>
 800f6e6:	4602      	mov	r2, r0
 800f6e8:	460b      	mov	r3, r1
 800f6ea:	4640      	mov	r0, r8
 800f6ec:	4649      	mov	r1, r9
 800f6ee:	f7f0 fdcb 	bl	8000288 <__aeabi_dsub>
 800f6f2:	3630      	adds	r6, #48	; 0x30
 800f6f4:	f805 6b01 	strb.w	r6, [r5], #1
 800f6f8:	4652      	mov	r2, sl
 800f6fa:	465b      	mov	r3, fp
 800f6fc:	4680      	mov	r8, r0
 800f6fe:	4689      	mov	r9, r1
 800f700:	f7f1 f9ec 	bl	8000adc <__aeabi_dcmplt>
 800f704:	2800      	cmp	r0, #0
 800f706:	d163      	bne.n	800f7d0 <_dtoa_r+0x608>
 800f708:	4642      	mov	r2, r8
 800f70a:	464b      	mov	r3, r9
 800f70c:	4936      	ldr	r1, [pc, #216]	; (800f7e8 <_dtoa_r+0x620>)
 800f70e:	2000      	movs	r0, #0
 800f710:	f7f0 fdba 	bl	8000288 <__aeabi_dsub>
 800f714:	4652      	mov	r2, sl
 800f716:	465b      	mov	r3, fp
 800f718:	f7f1 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800f71c:	2800      	cmp	r0, #0
 800f71e:	f040 80b5 	bne.w	800f88c <_dtoa_r+0x6c4>
 800f722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f724:	429d      	cmp	r5, r3
 800f726:	d081      	beq.n	800f62c <_dtoa_r+0x464>
 800f728:	4b30      	ldr	r3, [pc, #192]	; (800f7ec <_dtoa_r+0x624>)
 800f72a:	2200      	movs	r2, #0
 800f72c:	4650      	mov	r0, sl
 800f72e:	4659      	mov	r1, fp
 800f730:	f7f0 ff62 	bl	80005f8 <__aeabi_dmul>
 800f734:	4b2d      	ldr	r3, [pc, #180]	; (800f7ec <_dtoa_r+0x624>)
 800f736:	4682      	mov	sl, r0
 800f738:	468b      	mov	fp, r1
 800f73a:	4640      	mov	r0, r8
 800f73c:	4649      	mov	r1, r9
 800f73e:	2200      	movs	r2, #0
 800f740:	f7f0 ff5a 	bl	80005f8 <__aeabi_dmul>
 800f744:	4680      	mov	r8, r0
 800f746:	4689      	mov	r9, r1
 800f748:	e7c6      	b.n	800f6d8 <_dtoa_r+0x510>
 800f74a:	4650      	mov	r0, sl
 800f74c:	4659      	mov	r1, fp
 800f74e:	f7f0 ff53 	bl	80005f8 <__aeabi_dmul>
 800f752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f754:	9d01      	ldr	r5, [sp, #4]
 800f756:	930f      	str	r3, [sp, #60]	; 0x3c
 800f758:	4682      	mov	sl, r0
 800f75a:	468b      	mov	fp, r1
 800f75c:	4649      	mov	r1, r9
 800f75e:	4640      	mov	r0, r8
 800f760:	f7f1 f9fa 	bl	8000b58 <__aeabi_d2iz>
 800f764:	4606      	mov	r6, r0
 800f766:	f7f0 fedd 	bl	8000524 <__aeabi_i2d>
 800f76a:	3630      	adds	r6, #48	; 0x30
 800f76c:	4602      	mov	r2, r0
 800f76e:	460b      	mov	r3, r1
 800f770:	4640      	mov	r0, r8
 800f772:	4649      	mov	r1, r9
 800f774:	f7f0 fd88 	bl	8000288 <__aeabi_dsub>
 800f778:	f805 6b01 	strb.w	r6, [r5], #1
 800f77c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f77e:	429d      	cmp	r5, r3
 800f780:	4680      	mov	r8, r0
 800f782:	4689      	mov	r9, r1
 800f784:	f04f 0200 	mov.w	r2, #0
 800f788:	d124      	bne.n	800f7d4 <_dtoa_r+0x60c>
 800f78a:	4b1b      	ldr	r3, [pc, #108]	; (800f7f8 <_dtoa_r+0x630>)
 800f78c:	4650      	mov	r0, sl
 800f78e:	4659      	mov	r1, fp
 800f790:	f7f0 fd7c 	bl	800028c <__adddf3>
 800f794:	4602      	mov	r2, r0
 800f796:	460b      	mov	r3, r1
 800f798:	4640      	mov	r0, r8
 800f79a:	4649      	mov	r1, r9
 800f79c:	f7f1 f9bc 	bl	8000b18 <__aeabi_dcmpgt>
 800f7a0:	2800      	cmp	r0, #0
 800f7a2:	d173      	bne.n	800f88c <_dtoa_r+0x6c4>
 800f7a4:	4652      	mov	r2, sl
 800f7a6:	465b      	mov	r3, fp
 800f7a8:	4913      	ldr	r1, [pc, #76]	; (800f7f8 <_dtoa_r+0x630>)
 800f7aa:	2000      	movs	r0, #0
 800f7ac:	f7f0 fd6c 	bl	8000288 <__aeabi_dsub>
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	460b      	mov	r3, r1
 800f7b4:	4640      	mov	r0, r8
 800f7b6:	4649      	mov	r1, r9
 800f7b8:	f7f1 f990 	bl	8000adc <__aeabi_dcmplt>
 800f7bc:	2800      	cmp	r0, #0
 800f7be:	f43f af35 	beq.w	800f62c <_dtoa_r+0x464>
 800f7c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f7c4:	1e6b      	subs	r3, r5, #1
 800f7c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800f7c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f7cc:	2b30      	cmp	r3, #48	; 0x30
 800f7ce:	d0f8      	beq.n	800f7c2 <_dtoa_r+0x5fa>
 800f7d0:	9700      	str	r7, [sp, #0]
 800f7d2:	e049      	b.n	800f868 <_dtoa_r+0x6a0>
 800f7d4:	4b05      	ldr	r3, [pc, #20]	; (800f7ec <_dtoa_r+0x624>)
 800f7d6:	f7f0 ff0f 	bl	80005f8 <__aeabi_dmul>
 800f7da:	4680      	mov	r8, r0
 800f7dc:	4689      	mov	r9, r1
 800f7de:	e7bd      	b.n	800f75c <_dtoa_r+0x594>
 800f7e0:	08011818 	.word	0x08011818
 800f7e4:	080117f0 	.word	0x080117f0
 800f7e8:	3ff00000 	.word	0x3ff00000
 800f7ec:	40240000 	.word	0x40240000
 800f7f0:	401c0000 	.word	0x401c0000
 800f7f4:	40140000 	.word	0x40140000
 800f7f8:	3fe00000 	.word	0x3fe00000
 800f7fc:	9d01      	ldr	r5, [sp, #4]
 800f7fe:	4656      	mov	r6, sl
 800f800:	465f      	mov	r7, fp
 800f802:	4642      	mov	r2, r8
 800f804:	464b      	mov	r3, r9
 800f806:	4630      	mov	r0, r6
 800f808:	4639      	mov	r1, r7
 800f80a:	f7f1 f81f 	bl	800084c <__aeabi_ddiv>
 800f80e:	f7f1 f9a3 	bl	8000b58 <__aeabi_d2iz>
 800f812:	4682      	mov	sl, r0
 800f814:	f7f0 fe86 	bl	8000524 <__aeabi_i2d>
 800f818:	4642      	mov	r2, r8
 800f81a:	464b      	mov	r3, r9
 800f81c:	f7f0 feec 	bl	80005f8 <__aeabi_dmul>
 800f820:	4602      	mov	r2, r0
 800f822:	460b      	mov	r3, r1
 800f824:	4630      	mov	r0, r6
 800f826:	4639      	mov	r1, r7
 800f828:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f82c:	f7f0 fd2c 	bl	8000288 <__aeabi_dsub>
 800f830:	f805 6b01 	strb.w	r6, [r5], #1
 800f834:	9e01      	ldr	r6, [sp, #4]
 800f836:	9f03      	ldr	r7, [sp, #12]
 800f838:	1bae      	subs	r6, r5, r6
 800f83a:	42b7      	cmp	r7, r6
 800f83c:	4602      	mov	r2, r0
 800f83e:	460b      	mov	r3, r1
 800f840:	d135      	bne.n	800f8ae <_dtoa_r+0x6e6>
 800f842:	f7f0 fd23 	bl	800028c <__adddf3>
 800f846:	4642      	mov	r2, r8
 800f848:	464b      	mov	r3, r9
 800f84a:	4606      	mov	r6, r0
 800f84c:	460f      	mov	r7, r1
 800f84e:	f7f1 f963 	bl	8000b18 <__aeabi_dcmpgt>
 800f852:	b9d0      	cbnz	r0, 800f88a <_dtoa_r+0x6c2>
 800f854:	4642      	mov	r2, r8
 800f856:	464b      	mov	r3, r9
 800f858:	4630      	mov	r0, r6
 800f85a:	4639      	mov	r1, r7
 800f85c:	f7f1 f934 	bl	8000ac8 <__aeabi_dcmpeq>
 800f860:	b110      	cbz	r0, 800f868 <_dtoa_r+0x6a0>
 800f862:	f01a 0f01 	tst.w	sl, #1
 800f866:	d110      	bne.n	800f88a <_dtoa_r+0x6c2>
 800f868:	4620      	mov	r0, r4
 800f86a:	ee18 1a10 	vmov	r1, s16
 800f86e:	f000 fd05 	bl	801027c <_Bfree>
 800f872:	2300      	movs	r3, #0
 800f874:	9800      	ldr	r0, [sp, #0]
 800f876:	702b      	strb	r3, [r5, #0]
 800f878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f87a:	3001      	adds	r0, #1
 800f87c:	6018      	str	r0, [r3, #0]
 800f87e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f880:	2b00      	cmp	r3, #0
 800f882:	f43f acf1 	beq.w	800f268 <_dtoa_r+0xa0>
 800f886:	601d      	str	r5, [r3, #0]
 800f888:	e4ee      	b.n	800f268 <_dtoa_r+0xa0>
 800f88a:	9f00      	ldr	r7, [sp, #0]
 800f88c:	462b      	mov	r3, r5
 800f88e:	461d      	mov	r5, r3
 800f890:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f894:	2a39      	cmp	r2, #57	; 0x39
 800f896:	d106      	bne.n	800f8a6 <_dtoa_r+0x6de>
 800f898:	9a01      	ldr	r2, [sp, #4]
 800f89a:	429a      	cmp	r2, r3
 800f89c:	d1f7      	bne.n	800f88e <_dtoa_r+0x6c6>
 800f89e:	9901      	ldr	r1, [sp, #4]
 800f8a0:	2230      	movs	r2, #48	; 0x30
 800f8a2:	3701      	adds	r7, #1
 800f8a4:	700a      	strb	r2, [r1, #0]
 800f8a6:	781a      	ldrb	r2, [r3, #0]
 800f8a8:	3201      	adds	r2, #1
 800f8aa:	701a      	strb	r2, [r3, #0]
 800f8ac:	e790      	b.n	800f7d0 <_dtoa_r+0x608>
 800f8ae:	4ba6      	ldr	r3, [pc, #664]	; (800fb48 <_dtoa_r+0x980>)
 800f8b0:	2200      	movs	r2, #0
 800f8b2:	f7f0 fea1 	bl	80005f8 <__aeabi_dmul>
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	4606      	mov	r6, r0
 800f8bc:	460f      	mov	r7, r1
 800f8be:	f7f1 f903 	bl	8000ac8 <__aeabi_dcmpeq>
 800f8c2:	2800      	cmp	r0, #0
 800f8c4:	d09d      	beq.n	800f802 <_dtoa_r+0x63a>
 800f8c6:	e7cf      	b.n	800f868 <_dtoa_r+0x6a0>
 800f8c8:	9a08      	ldr	r2, [sp, #32]
 800f8ca:	2a00      	cmp	r2, #0
 800f8cc:	f000 80d7 	beq.w	800fa7e <_dtoa_r+0x8b6>
 800f8d0:	9a06      	ldr	r2, [sp, #24]
 800f8d2:	2a01      	cmp	r2, #1
 800f8d4:	f300 80ba 	bgt.w	800fa4c <_dtoa_r+0x884>
 800f8d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f8da:	2a00      	cmp	r2, #0
 800f8dc:	f000 80b2 	beq.w	800fa44 <_dtoa_r+0x87c>
 800f8e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f8e4:	9e07      	ldr	r6, [sp, #28]
 800f8e6:	9d04      	ldr	r5, [sp, #16]
 800f8e8:	9a04      	ldr	r2, [sp, #16]
 800f8ea:	441a      	add	r2, r3
 800f8ec:	9204      	str	r2, [sp, #16]
 800f8ee:	9a05      	ldr	r2, [sp, #20]
 800f8f0:	2101      	movs	r1, #1
 800f8f2:	441a      	add	r2, r3
 800f8f4:	4620      	mov	r0, r4
 800f8f6:	9205      	str	r2, [sp, #20]
 800f8f8:	f000 fd78 	bl	80103ec <__i2b>
 800f8fc:	4607      	mov	r7, r0
 800f8fe:	2d00      	cmp	r5, #0
 800f900:	dd0c      	ble.n	800f91c <_dtoa_r+0x754>
 800f902:	9b05      	ldr	r3, [sp, #20]
 800f904:	2b00      	cmp	r3, #0
 800f906:	dd09      	ble.n	800f91c <_dtoa_r+0x754>
 800f908:	42ab      	cmp	r3, r5
 800f90a:	9a04      	ldr	r2, [sp, #16]
 800f90c:	bfa8      	it	ge
 800f90e:	462b      	movge	r3, r5
 800f910:	1ad2      	subs	r2, r2, r3
 800f912:	9204      	str	r2, [sp, #16]
 800f914:	9a05      	ldr	r2, [sp, #20]
 800f916:	1aed      	subs	r5, r5, r3
 800f918:	1ad3      	subs	r3, r2, r3
 800f91a:	9305      	str	r3, [sp, #20]
 800f91c:	9b07      	ldr	r3, [sp, #28]
 800f91e:	b31b      	cbz	r3, 800f968 <_dtoa_r+0x7a0>
 800f920:	9b08      	ldr	r3, [sp, #32]
 800f922:	2b00      	cmp	r3, #0
 800f924:	f000 80af 	beq.w	800fa86 <_dtoa_r+0x8be>
 800f928:	2e00      	cmp	r6, #0
 800f92a:	dd13      	ble.n	800f954 <_dtoa_r+0x78c>
 800f92c:	4639      	mov	r1, r7
 800f92e:	4632      	mov	r2, r6
 800f930:	4620      	mov	r0, r4
 800f932:	f000 fe1b 	bl	801056c <__pow5mult>
 800f936:	ee18 2a10 	vmov	r2, s16
 800f93a:	4601      	mov	r1, r0
 800f93c:	4607      	mov	r7, r0
 800f93e:	4620      	mov	r0, r4
 800f940:	f000 fd6a 	bl	8010418 <__multiply>
 800f944:	ee18 1a10 	vmov	r1, s16
 800f948:	4680      	mov	r8, r0
 800f94a:	4620      	mov	r0, r4
 800f94c:	f000 fc96 	bl	801027c <_Bfree>
 800f950:	ee08 8a10 	vmov	s16, r8
 800f954:	9b07      	ldr	r3, [sp, #28]
 800f956:	1b9a      	subs	r2, r3, r6
 800f958:	d006      	beq.n	800f968 <_dtoa_r+0x7a0>
 800f95a:	ee18 1a10 	vmov	r1, s16
 800f95e:	4620      	mov	r0, r4
 800f960:	f000 fe04 	bl	801056c <__pow5mult>
 800f964:	ee08 0a10 	vmov	s16, r0
 800f968:	2101      	movs	r1, #1
 800f96a:	4620      	mov	r0, r4
 800f96c:	f000 fd3e 	bl	80103ec <__i2b>
 800f970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f972:	2b00      	cmp	r3, #0
 800f974:	4606      	mov	r6, r0
 800f976:	f340 8088 	ble.w	800fa8a <_dtoa_r+0x8c2>
 800f97a:	461a      	mov	r2, r3
 800f97c:	4601      	mov	r1, r0
 800f97e:	4620      	mov	r0, r4
 800f980:	f000 fdf4 	bl	801056c <__pow5mult>
 800f984:	9b06      	ldr	r3, [sp, #24]
 800f986:	2b01      	cmp	r3, #1
 800f988:	4606      	mov	r6, r0
 800f98a:	f340 8081 	ble.w	800fa90 <_dtoa_r+0x8c8>
 800f98e:	f04f 0800 	mov.w	r8, #0
 800f992:	6933      	ldr	r3, [r6, #16]
 800f994:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f998:	6918      	ldr	r0, [r3, #16]
 800f99a:	f000 fcd7 	bl	801034c <__hi0bits>
 800f99e:	f1c0 0020 	rsb	r0, r0, #32
 800f9a2:	9b05      	ldr	r3, [sp, #20]
 800f9a4:	4418      	add	r0, r3
 800f9a6:	f010 001f 	ands.w	r0, r0, #31
 800f9aa:	f000 8092 	beq.w	800fad2 <_dtoa_r+0x90a>
 800f9ae:	f1c0 0320 	rsb	r3, r0, #32
 800f9b2:	2b04      	cmp	r3, #4
 800f9b4:	f340 808a 	ble.w	800facc <_dtoa_r+0x904>
 800f9b8:	f1c0 001c 	rsb	r0, r0, #28
 800f9bc:	9b04      	ldr	r3, [sp, #16]
 800f9be:	4403      	add	r3, r0
 800f9c0:	9304      	str	r3, [sp, #16]
 800f9c2:	9b05      	ldr	r3, [sp, #20]
 800f9c4:	4403      	add	r3, r0
 800f9c6:	4405      	add	r5, r0
 800f9c8:	9305      	str	r3, [sp, #20]
 800f9ca:	9b04      	ldr	r3, [sp, #16]
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	dd07      	ble.n	800f9e0 <_dtoa_r+0x818>
 800f9d0:	ee18 1a10 	vmov	r1, s16
 800f9d4:	461a      	mov	r2, r3
 800f9d6:	4620      	mov	r0, r4
 800f9d8:	f000 fe22 	bl	8010620 <__lshift>
 800f9dc:	ee08 0a10 	vmov	s16, r0
 800f9e0:	9b05      	ldr	r3, [sp, #20]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	dd05      	ble.n	800f9f2 <_dtoa_r+0x82a>
 800f9e6:	4631      	mov	r1, r6
 800f9e8:	461a      	mov	r2, r3
 800f9ea:	4620      	mov	r0, r4
 800f9ec:	f000 fe18 	bl	8010620 <__lshift>
 800f9f0:	4606      	mov	r6, r0
 800f9f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d06e      	beq.n	800fad6 <_dtoa_r+0x90e>
 800f9f8:	ee18 0a10 	vmov	r0, s16
 800f9fc:	4631      	mov	r1, r6
 800f9fe:	f000 fe7f 	bl	8010700 <__mcmp>
 800fa02:	2800      	cmp	r0, #0
 800fa04:	da67      	bge.n	800fad6 <_dtoa_r+0x90e>
 800fa06:	9b00      	ldr	r3, [sp, #0]
 800fa08:	3b01      	subs	r3, #1
 800fa0a:	ee18 1a10 	vmov	r1, s16
 800fa0e:	9300      	str	r3, [sp, #0]
 800fa10:	220a      	movs	r2, #10
 800fa12:	2300      	movs	r3, #0
 800fa14:	4620      	mov	r0, r4
 800fa16:	f000 fc53 	bl	80102c0 <__multadd>
 800fa1a:	9b08      	ldr	r3, [sp, #32]
 800fa1c:	ee08 0a10 	vmov	s16, r0
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	f000 81b1 	beq.w	800fd88 <_dtoa_r+0xbc0>
 800fa26:	2300      	movs	r3, #0
 800fa28:	4639      	mov	r1, r7
 800fa2a:	220a      	movs	r2, #10
 800fa2c:	4620      	mov	r0, r4
 800fa2e:	f000 fc47 	bl	80102c0 <__multadd>
 800fa32:	9b02      	ldr	r3, [sp, #8]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	4607      	mov	r7, r0
 800fa38:	f300 808e 	bgt.w	800fb58 <_dtoa_r+0x990>
 800fa3c:	9b06      	ldr	r3, [sp, #24]
 800fa3e:	2b02      	cmp	r3, #2
 800fa40:	dc51      	bgt.n	800fae6 <_dtoa_r+0x91e>
 800fa42:	e089      	b.n	800fb58 <_dtoa_r+0x990>
 800fa44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fa46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fa4a:	e74b      	b.n	800f8e4 <_dtoa_r+0x71c>
 800fa4c:	9b03      	ldr	r3, [sp, #12]
 800fa4e:	1e5e      	subs	r6, r3, #1
 800fa50:	9b07      	ldr	r3, [sp, #28]
 800fa52:	42b3      	cmp	r3, r6
 800fa54:	bfbf      	itttt	lt
 800fa56:	9b07      	ldrlt	r3, [sp, #28]
 800fa58:	9607      	strlt	r6, [sp, #28]
 800fa5a:	1af2      	sublt	r2, r6, r3
 800fa5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fa5e:	bfb6      	itet	lt
 800fa60:	189b      	addlt	r3, r3, r2
 800fa62:	1b9e      	subge	r6, r3, r6
 800fa64:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fa66:	9b03      	ldr	r3, [sp, #12]
 800fa68:	bfb8      	it	lt
 800fa6a:	2600      	movlt	r6, #0
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	bfb7      	itett	lt
 800fa70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fa74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fa78:	1a9d      	sublt	r5, r3, r2
 800fa7a:	2300      	movlt	r3, #0
 800fa7c:	e734      	b.n	800f8e8 <_dtoa_r+0x720>
 800fa7e:	9e07      	ldr	r6, [sp, #28]
 800fa80:	9d04      	ldr	r5, [sp, #16]
 800fa82:	9f08      	ldr	r7, [sp, #32]
 800fa84:	e73b      	b.n	800f8fe <_dtoa_r+0x736>
 800fa86:	9a07      	ldr	r2, [sp, #28]
 800fa88:	e767      	b.n	800f95a <_dtoa_r+0x792>
 800fa8a:	9b06      	ldr	r3, [sp, #24]
 800fa8c:	2b01      	cmp	r3, #1
 800fa8e:	dc18      	bgt.n	800fac2 <_dtoa_r+0x8fa>
 800fa90:	f1ba 0f00 	cmp.w	sl, #0
 800fa94:	d115      	bne.n	800fac2 <_dtoa_r+0x8fa>
 800fa96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa9a:	b993      	cbnz	r3, 800fac2 <_dtoa_r+0x8fa>
 800fa9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800faa0:	0d1b      	lsrs	r3, r3, #20
 800faa2:	051b      	lsls	r3, r3, #20
 800faa4:	b183      	cbz	r3, 800fac8 <_dtoa_r+0x900>
 800faa6:	9b04      	ldr	r3, [sp, #16]
 800faa8:	3301      	adds	r3, #1
 800faaa:	9304      	str	r3, [sp, #16]
 800faac:	9b05      	ldr	r3, [sp, #20]
 800faae:	3301      	adds	r3, #1
 800fab0:	9305      	str	r3, [sp, #20]
 800fab2:	f04f 0801 	mov.w	r8, #1
 800fab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fab8:	2b00      	cmp	r3, #0
 800faba:	f47f af6a 	bne.w	800f992 <_dtoa_r+0x7ca>
 800fabe:	2001      	movs	r0, #1
 800fac0:	e76f      	b.n	800f9a2 <_dtoa_r+0x7da>
 800fac2:	f04f 0800 	mov.w	r8, #0
 800fac6:	e7f6      	b.n	800fab6 <_dtoa_r+0x8ee>
 800fac8:	4698      	mov	r8, r3
 800faca:	e7f4      	b.n	800fab6 <_dtoa_r+0x8ee>
 800facc:	f43f af7d 	beq.w	800f9ca <_dtoa_r+0x802>
 800fad0:	4618      	mov	r0, r3
 800fad2:	301c      	adds	r0, #28
 800fad4:	e772      	b.n	800f9bc <_dtoa_r+0x7f4>
 800fad6:	9b03      	ldr	r3, [sp, #12]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	dc37      	bgt.n	800fb4c <_dtoa_r+0x984>
 800fadc:	9b06      	ldr	r3, [sp, #24]
 800fade:	2b02      	cmp	r3, #2
 800fae0:	dd34      	ble.n	800fb4c <_dtoa_r+0x984>
 800fae2:	9b03      	ldr	r3, [sp, #12]
 800fae4:	9302      	str	r3, [sp, #8]
 800fae6:	9b02      	ldr	r3, [sp, #8]
 800fae8:	b96b      	cbnz	r3, 800fb06 <_dtoa_r+0x93e>
 800faea:	4631      	mov	r1, r6
 800faec:	2205      	movs	r2, #5
 800faee:	4620      	mov	r0, r4
 800faf0:	f000 fbe6 	bl	80102c0 <__multadd>
 800faf4:	4601      	mov	r1, r0
 800faf6:	4606      	mov	r6, r0
 800faf8:	ee18 0a10 	vmov	r0, s16
 800fafc:	f000 fe00 	bl	8010700 <__mcmp>
 800fb00:	2800      	cmp	r0, #0
 800fb02:	f73f adbb 	bgt.w	800f67c <_dtoa_r+0x4b4>
 800fb06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb08:	9d01      	ldr	r5, [sp, #4]
 800fb0a:	43db      	mvns	r3, r3
 800fb0c:	9300      	str	r3, [sp, #0]
 800fb0e:	f04f 0800 	mov.w	r8, #0
 800fb12:	4631      	mov	r1, r6
 800fb14:	4620      	mov	r0, r4
 800fb16:	f000 fbb1 	bl	801027c <_Bfree>
 800fb1a:	2f00      	cmp	r7, #0
 800fb1c:	f43f aea4 	beq.w	800f868 <_dtoa_r+0x6a0>
 800fb20:	f1b8 0f00 	cmp.w	r8, #0
 800fb24:	d005      	beq.n	800fb32 <_dtoa_r+0x96a>
 800fb26:	45b8      	cmp	r8, r7
 800fb28:	d003      	beq.n	800fb32 <_dtoa_r+0x96a>
 800fb2a:	4641      	mov	r1, r8
 800fb2c:	4620      	mov	r0, r4
 800fb2e:	f000 fba5 	bl	801027c <_Bfree>
 800fb32:	4639      	mov	r1, r7
 800fb34:	4620      	mov	r0, r4
 800fb36:	f000 fba1 	bl	801027c <_Bfree>
 800fb3a:	e695      	b.n	800f868 <_dtoa_r+0x6a0>
 800fb3c:	2600      	movs	r6, #0
 800fb3e:	4637      	mov	r7, r6
 800fb40:	e7e1      	b.n	800fb06 <_dtoa_r+0x93e>
 800fb42:	9700      	str	r7, [sp, #0]
 800fb44:	4637      	mov	r7, r6
 800fb46:	e599      	b.n	800f67c <_dtoa_r+0x4b4>
 800fb48:	40240000 	.word	0x40240000
 800fb4c:	9b08      	ldr	r3, [sp, #32]
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	f000 80ca 	beq.w	800fce8 <_dtoa_r+0xb20>
 800fb54:	9b03      	ldr	r3, [sp, #12]
 800fb56:	9302      	str	r3, [sp, #8]
 800fb58:	2d00      	cmp	r5, #0
 800fb5a:	dd05      	ble.n	800fb68 <_dtoa_r+0x9a0>
 800fb5c:	4639      	mov	r1, r7
 800fb5e:	462a      	mov	r2, r5
 800fb60:	4620      	mov	r0, r4
 800fb62:	f000 fd5d 	bl	8010620 <__lshift>
 800fb66:	4607      	mov	r7, r0
 800fb68:	f1b8 0f00 	cmp.w	r8, #0
 800fb6c:	d05b      	beq.n	800fc26 <_dtoa_r+0xa5e>
 800fb6e:	6879      	ldr	r1, [r7, #4]
 800fb70:	4620      	mov	r0, r4
 800fb72:	f000 fb43 	bl	80101fc <_Balloc>
 800fb76:	4605      	mov	r5, r0
 800fb78:	b928      	cbnz	r0, 800fb86 <_dtoa_r+0x9be>
 800fb7a:	4b87      	ldr	r3, [pc, #540]	; (800fd98 <_dtoa_r+0xbd0>)
 800fb7c:	4602      	mov	r2, r0
 800fb7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fb82:	f7ff bb3b 	b.w	800f1fc <_dtoa_r+0x34>
 800fb86:	693a      	ldr	r2, [r7, #16]
 800fb88:	3202      	adds	r2, #2
 800fb8a:	0092      	lsls	r2, r2, #2
 800fb8c:	f107 010c 	add.w	r1, r7, #12
 800fb90:	300c      	adds	r0, #12
 800fb92:	f7fe fbbb 	bl	800e30c <memcpy>
 800fb96:	2201      	movs	r2, #1
 800fb98:	4629      	mov	r1, r5
 800fb9a:	4620      	mov	r0, r4
 800fb9c:	f000 fd40 	bl	8010620 <__lshift>
 800fba0:	9b01      	ldr	r3, [sp, #4]
 800fba2:	f103 0901 	add.w	r9, r3, #1
 800fba6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800fbaa:	4413      	add	r3, r2
 800fbac:	9305      	str	r3, [sp, #20]
 800fbae:	f00a 0301 	and.w	r3, sl, #1
 800fbb2:	46b8      	mov	r8, r7
 800fbb4:	9304      	str	r3, [sp, #16]
 800fbb6:	4607      	mov	r7, r0
 800fbb8:	4631      	mov	r1, r6
 800fbba:	ee18 0a10 	vmov	r0, s16
 800fbbe:	f7ff fa77 	bl	800f0b0 <quorem>
 800fbc2:	4641      	mov	r1, r8
 800fbc4:	9002      	str	r0, [sp, #8]
 800fbc6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fbca:	ee18 0a10 	vmov	r0, s16
 800fbce:	f000 fd97 	bl	8010700 <__mcmp>
 800fbd2:	463a      	mov	r2, r7
 800fbd4:	9003      	str	r0, [sp, #12]
 800fbd6:	4631      	mov	r1, r6
 800fbd8:	4620      	mov	r0, r4
 800fbda:	f000 fdad 	bl	8010738 <__mdiff>
 800fbde:	68c2      	ldr	r2, [r0, #12]
 800fbe0:	f109 3bff 	add.w	fp, r9, #4294967295
 800fbe4:	4605      	mov	r5, r0
 800fbe6:	bb02      	cbnz	r2, 800fc2a <_dtoa_r+0xa62>
 800fbe8:	4601      	mov	r1, r0
 800fbea:	ee18 0a10 	vmov	r0, s16
 800fbee:	f000 fd87 	bl	8010700 <__mcmp>
 800fbf2:	4602      	mov	r2, r0
 800fbf4:	4629      	mov	r1, r5
 800fbf6:	4620      	mov	r0, r4
 800fbf8:	9207      	str	r2, [sp, #28]
 800fbfa:	f000 fb3f 	bl	801027c <_Bfree>
 800fbfe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fc02:	ea43 0102 	orr.w	r1, r3, r2
 800fc06:	9b04      	ldr	r3, [sp, #16]
 800fc08:	430b      	orrs	r3, r1
 800fc0a:	464d      	mov	r5, r9
 800fc0c:	d10f      	bne.n	800fc2e <_dtoa_r+0xa66>
 800fc0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fc12:	d02a      	beq.n	800fc6a <_dtoa_r+0xaa2>
 800fc14:	9b03      	ldr	r3, [sp, #12]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	dd02      	ble.n	800fc20 <_dtoa_r+0xa58>
 800fc1a:	9b02      	ldr	r3, [sp, #8]
 800fc1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fc20:	f88b a000 	strb.w	sl, [fp]
 800fc24:	e775      	b.n	800fb12 <_dtoa_r+0x94a>
 800fc26:	4638      	mov	r0, r7
 800fc28:	e7ba      	b.n	800fba0 <_dtoa_r+0x9d8>
 800fc2a:	2201      	movs	r2, #1
 800fc2c:	e7e2      	b.n	800fbf4 <_dtoa_r+0xa2c>
 800fc2e:	9b03      	ldr	r3, [sp, #12]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	db04      	blt.n	800fc3e <_dtoa_r+0xa76>
 800fc34:	9906      	ldr	r1, [sp, #24]
 800fc36:	430b      	orrs	r3, r1
 800fc38:	9904      	ldr	r1, [sp, #16]
 800fc3a:	430b      	orrs	r3, r1
 800fc3c:	d122      	bne.n	800fc84 <_dtoa_r+0xabc>
 800fc3e:	2a00      	cmp	r2, #0
 800fc40:	ddee      	ble.n	800fc20 <_dtoa_r+0xa58>
 800fc42:	ee18 1a10 	vmov	r1, s16
 800fc46:	2201      	movs	r2, #1
 800fc48:	4620      	mov	r0, r4
 800fc4a:	f000 fce9 	bl	8010620 <__lshift>
 800fc4e:	4631      	mov	r1, r6
 800fc50:	ee08 0a10 	vmov	s16, r0
 800fc54:	f000 fd54 	bl	8010700 <__mcmp>
 800fc58:	2800      	cmp	r0, #0
 800fc5a:	dc03      	bgt.n	800fc64 <_dtoa_r+0xa9c>
 800fc5c:	d1e0      	bne.n	800fc20 <_dtoa_r+0xa58>
 800fc5e:	f01a 0f01 	tst.w	sl, #1
 800fc62:	d0dd      	beq.n	800fc20 <_dtoa_r+0xa58>
 800fc64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fc68:	d1d7      	bne.n	800fc1a <_dtoa_r+0xa52>
 800fc6a:	2339      	movs	r3, #57	; 0x39
 800fc6c:	f88b 3000 	strb.w	r3, [fp]
 800fc70:	462b      	mov	r3, r5
 800fc72:	461d      	mov	r5, r3
 800fc74:	3b01      	subs	r3, #1
 800fc76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fc7a:	2a39      	cmp	r2, #57	; 0x39
 800fc7c:	d071      	beq.n	800fd62 <_dtoa_r+0xb9a>
 800fc7e:	3201      	adds	r2, #1
 800fc80:	701a      	strb	r2, [r3, #0]
 800fc82:	e746      	b.n	800fb12 <_dtoa_r+0x94a>
 800fc84:	2a00      	cmp	r2, #0
 800fc86:	dd07      	ble.n	800fc98 <_dtoa_r+0xad0>
 800fc88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fc8c:	d0ed      	beq.n	800fc6a <_dtoa_r+0xaa2>
 800fc8e:	f10a 0301 	add.w	r3, sl, #1
 800fc92:	f88b 3000 	strb.w	r3, [fp]
 800fc96:	e73c      	b.n	800fb12 <_dtoa_r+0x94a>
 800fc98:	9b05      	ldr	r3, [sp, #20]
 800fc9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800fc9e:	4599      	cmp	r9, r3
 800fca0:	d047      	beq.n	800fd32 <_dtoa_r+0xb6a>
 800fca2:	ee18 1a10 	vmov	r1, s16
 800fca6:	2300      	movs	r3, #0
 800fca8:	220a      	movs	r2, #10
 800fcaa:	4620      	mov	r0, r4
 800fcac:	f000 fb08 	bl	80102c0 <__multadd>
 800fcb0:	45b8      	cmp	r8, r7
 800fcb2:	ee08 0a10 	vmov	s16, r0
 800fcb6:	f04f 0300 	mov.w	r3, #0
 800fcba:	f04f 020a 	mov.w	r2, #10
 800fcbe:	4641      	mov	r1, r8
 800fcc0:	4620      	mov	r0, r4
 800fcc2:	d106      	bne.n	800fcd2 <_dtoa_r+0xb0a>
 800fcc4:	f000 fafc 	bl	80102c0 <__multadd>
 800fcc8:	4680      	mov	r8, r0
 800fcca:	4607      	mov	r7, r0
 800fccc:	f109 0901 	add.w	r9, r9, #1
 800fcd0:	e772      	b.n	800fbb8 <_dtoa_r+0x9f0>
 800fcd2:	f000 faf5 	bl	80102c0 <__multadd>
 800fcd6:	4639      	mov	r1, r7
 800fcd8:	4680      	mov	r8, r0
 800fcda:	2300      	movs	r3, #0
 800fcdc:	220a      	movs	r2, #10
 800fcde:	4620      	mov	r0, r4
 800fce0:	f000 faee 	bl	80102c0 <__multadd>
 800fce4:	4607      	mov	r7, r0
 800fce6:	e7f1      	b.n	800fccc <_dtoa_r+0xb04>
 800fce8:	9b03      	ldr	r3, [sp, #12]
 800fcea:	9302      	str	r3, [sp, #8]
 800fcec:	9d01      	ldr	r5, [sp, #4]
 800fcee:	ee18 0a10 	vmov	r0, s16
 800fcf2:	4631      	mov	r1, r6
 800fcf4:	f7ff f9dc 	bl	800f0b0 <quorem>
 800fcf8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fcfc:	9b01      	ldr	r3, [sp, #4]
 800fcfe:	f805 ab01 	strb.w	sl, [r5], #1
 800fd02:	1aea      	subs	r2, r5, r3
 800fd04:	9b02      	ldr	r3, [sp, #8]
 800fd06:	4293      	cmp	r3, r2
 800fd08:	dd09      	ble.n	800fd1e <_dtoa_r+0xb56>
 800fd0a:	ee18 1a10 	vmov	r1, s16
 800fd0e:	2300      	movs	r3, #0
 800fd10:	220a      	movs	r2, #10
 800fd12:	4620      	mov	r0, r4
 800fd14:	f000 fad4 	bl	80102c0 <__multadd>
 800fd18:	ee08 0a10 	vmov	s16, r0
 800fd1c:	e7e7      	b.n	800fcee <_dtoa_r+0xb26>
 800fd1e:	9b02      	ldr	r3, [sp, #8]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	bfc8      	it	gt
 800fd24:	461d      	movgt	r5, r3
 800fd26:	9b01      	ldr	r3, [sp, #4]
 800fd28:	bfd8      	it	le
 800fd2a:	2501      	movle	r5, #1
 800fd2c:	441d      	add	r5, r3
 800fd2e:	f04f 0800 	mov.w	r8, #0
 800fd32:	ee18 1a10 	vmov	r1, s16
 800fd36:	2201      	movs	r2, #1
 800fd38:	4620      	mov	r0, r4
 800fd3a:	f000 fc71 	bl	8010620 <__lshift>
 800fd3e:	4631      	mov	r1, r6
 800fd40:	ee08 0a10 	vmov	s16, r0
 800fd44:	f000 fcdc 	bl	8010700 <__mcmp>
 800fd48:	2800      	cmp	r0, #0
 800fd4a:	dc91      	bgt.n	800fc70 <_dtoa_r+0xaa8>
 800fd4c:	d102      	bne.n	800fd54 <_dtoa_r+0xb8c>
 800fd4e:	f01a 0f01 	tst.w	sl, #1
 800fd52:	d18d      	bne.n	800fc70 <_dtoa_r+0xaa8>
 800fd54:	462b      	mov	r3, r5
 800fd56:	461d      	mov	r5, r3
 800fd58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fd5c:	2a30      	cmp	r2, #48	; 0x30
 800fd5e:	d0fa      	beq.n	800fd56 <_dtoa_r+0xb8e>
 800fd60:	e6d7      	b.n	800fb12 <_dtoa_r+0x94a>
 800fd62:	9a01      	ldr	r2, [sp, #4]
 800fd64:	429a      	cmp	r2, r3
 800fd66:	d184      	bne.n	800fc72 <_dtoa_r+0xaaa>
 800fd68:	9b00      	ldr	r3, [sp, #0]
 800fd6a:	3301      	adds	r3, #1
 800fd6c:	9300      	str	r3, [sp, #0]
 800fd6e:	2331      	movs	r3, #49	; 0x31
 800fd70:	7013      	strb	r3, [r2, #0]
 800fd72:	e6ce      	b.n	800fb12 <_dtoa_r+0x94a>
 800fd74:	4b09      	ldr	r3, [pc, #36]	; (800fd9c <_dtoa_r+0xbd4>)
 800fd76:	f7ff ba95 	b.w	800f2a4 <_dtoa_r+0xdc>
 800fd7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	f47f aa6e 	bne.w	800f25e <_dtoa_r+0x96>
 800fd82:	4b07      	ldr	r3, [pc, #28]	; (800fda0 <_dtoa_r+0xbd8>)
 800fd84:	f7ff ba8e 	b.w	800f2a4 <_dtoa_r+0xdc>
 800fd88:	9b02      	ldr	r3, [sp, #8]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	dcae      	bgt.n	800fcec <_dtoa_r+0xb24>
 800fd8e:	9b06      	ldr	r3, [sp, #24]
 800fd90:	2b02      	cmp	r3, #2
 800fd92:	f73f aea8 	bgt.w	800fae6 <_dtoa_r+0x91e>
 800fd96:	e7a9      	b.n	800fcec <_dtoa_r+0xb24>
 800fd98:	08011723 	.word	0x08011723
 800fd9c:	08011680 	.word	0x08011680
 800fda0:	080116a4 	.word	0x080116a4

0800fda4 <__sflush_r>:
 800fda4:	898a      	ldrh	r2, [r1, #12]
 800fda6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdaa:	4605      	mov	r5, r0
 800fdac:	0710      	lsls	r0, r2, #28
 800fdae:	460c      	mov	r4, r1
 800fdb0:	d458      	bmi.n	800fe64 <__sflush_r+0xc0>
 800fdb2:	684b      	ldr	r3, [r1, #4]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	dc05      	bgt.n	800fdc4 <__sflush_r+0x20>
 800fdb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	dc02      	bgt.n	800fdc4 <__sflush_r+0x20>
 800fdbe:	2000      	movs	r0, #0
 800fdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fdc6:	2e00      	cmp	r6, #0
 800fdc8:	d0f9      	beq.n	800fdbe <__sflush_r+0x1a>
 800fdca:	2300      	movs	r3, #0
 800fdcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fdd0:	682f      	ldr	r7, [r5, #0]
 800fdd2:	602b      	str	r3, [r5, #0]
 800fdd4:	d032      	beq.n	800fe3c <__sflush_r+0x98>
 800fdd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fdd8:	89a3      	ldrh	r3, [r4, #12]
 800fdda:	075a      	lsls	r2, r3, #29
 800fddc:	d505      	bpl.n	800fdea <__sflush_r+0x46>
 800fdde:	6863      	ldr	r3, [r4, #4]
 800fde0:	1ac0      	subs	r0, r0, r3
 800fde2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fde4:	b10b      	cbz	r3, 800fdea <__sflush_r+0x46>
 800fde6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fde8:	1ac0      	subs	r0, r0, r3
 800fdea:	2300      	movs	r3, #0
 800fdec:	4602      	mov	r2, r0
 800fdee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fdf0:	6a21      	ldr	r1, [r4, #32]
 800fdf2:	4628      	mov	r0, r5
 800fdf4:	47b0      	blx	r6
 800fdf6:	1c43      	adds	r3, r0, #1
 800fdf8:	89a3      	ldrh	r3, [r4, #12]
 800fdfa:	d106      	bne.n	800fe0a <__sflush_r+0x66>
 800fdfc:	6829      	ldr	r1, [r5, #0]
 800fdfe:	291d      	cmp	r1, #29
 800fe00:	d82c      	bhi.n	800fe5c <__sflush_r+0xb8>
 800fe02:	4a2a      	ldr	r2, [pc, #168]	; (800feac <__sflush_r+0x108>)
 800fe04:	40ca      	lsrs	r2, r1
 800fe06:	07d6      	lsls	r6, r2, #31
 800fe08:	d528      	bpl.n	800fe5c <__sflush_r+0xb8>
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	6062      	str	r2, [r4, #4]
 800fe0e:	04d9      	lsls	r1, r3, #19
 800fe10:	6922      	ldr	r2, [r4, #16]
 800fe12:	6022      	str	r2, [r4, #0]
 800fe14:	d504      	bpl.n	800fe20 <__sflush_r+0x7c>
 800fe16:	1c42      	adds	r2, r0, #1
 800fe18:	d101      	bne.n	800fe1e <__sflush_r+0x7a>
 800fe1a:	682b      	ldr	r3, [r5, #0]
 800fe1c:	b903      	cbnz	r3, 800fe20 <__sflush_r+0x7c>
 800fe1e:	6560      	str	r0, [r4, #84]	; 0x54
 800fe20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe22:	602f      	str	r7, [r5, #0]
 800fe24:	2900      	cmp	r1, #0
 800fe26:	d0ca      	beq.n	800fdbe <__sflush_r+0x1a>
 800fe28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe2c:	4299      	cmp	r1, r3
 800fe2e:	d002      	beq.n	800fe36 <__sflush_r+0x92>
 800fe30:	4628      	mov	r0, r5
 800fe32:	f000 fd7d 	bl	8010930 <_free_r>
 800fe36:	2000      	movs	r0, #0
 800fe38:	6360      	str	r0, [r4, #52]	; 0x34
 800fe3a:	e7c1      	b.n	800fdc0 <__sflush_r+0x1c>
 800fe3c:	6a21      	ldr	r1, [r4, #32]
 800fe3e:	2301      	movs	r3, #1
 800fe40:	4628      	mov	r0, r5
 800fe42:	47b0      	blx	r6
 800fe44:	1c41      	adds	r1, r0, #1
 800fe46:	d1c7      	bne.n	800fdd8 <__sflush_r+0x34>
 800fe48:	682b      	ldr	r3, [r5, #0]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d0c4      	beq.n	800fdd8 <__sflush_r+0x34>
 800fe4e:	2b1d      	cmp	r3, #29
 800fe50:	d001      	beq.n	800fe56 <__sflush_r+0xb2>
 800fe52:	2b16      	cmp	r3, #22
 800fe54:	d101      	bne.n	800fe5a <__sflush_r+0xb6>
 800fe56:	602f      	str	r7, [r5, #0]
 800fe58:	e7b1      	b.n	800fdbe <__sflush_r+0x1a>
 800fe5a:	89a3      	ldrh	r3, [r4, #12]
 800fe5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe60:	81a3      	strh	r3, [r4, #12]
 800fe62:	e7ad      	b.n	800fdc0 <__sflush_r+0x1c>
 800fe64:	690f      	ldr	r7, [r1, #16]
 800fe66:	2f00      	cmp	r7, #0
 800fe68:	d0a9      	beq.n	800fdbe <__sflush_r+0x1a>
 800fe6a:	0793      	lsls	r3, r2, #30
 800fe6c:	680e      	ldr	r6, [r1, #0]
 800fe6e:	bf08      	it	eq
 800fe70:	694b      	ldreq	r3, [r1, #20]
 800fe72:	600f      	str	r7, [r1, #0]
 800fe74:	bf18      	it	ne
 800fe76:	2300      	movne	r3, #0
 800fe78:	eba6 0807 	sub.w	r8, r6, r7
 800fe7c:	608b      	str	r3, [r1, #8]
 800fe7e:	f1b8 0f00 	cmp.w	r8, #0
 800fe82:	dd9c      	ble.n	800fdbe <__sflush_r+0x1a>
 800fe84:	6a21      	ldr	r1, [r4, #32]
 800fe86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fe88:	4643      	mov	r3, r8
 800fe8a:	463a      	mov	r2, r7
 800fe8c:	4628      	mov	r0, r5
 800fe8e:	47b0      	blx	r6
 800fe90:	2800      	cmp	r0, #0
 800fe92:	dc06      	bgt.n	800fea2 <__sflush_r+0xfe>
 800fe94:	89a3      	ldrh	r3, [r4, #12]
 800fe96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe9a:	81a3      	strh	r3, [r4, #12]
 800fe9c:	f04f 30ff 	mov.w	r0, #4294967295
 800fea0:	e78e      	b.n	800fdc0 <__sflush_r+0x1c>
 800fea2:	4407      	add	r7, r0
 800fea4:	eba8 0800 	sub.w	r8, r8, r0
 800fea8:	e7e9      	b.n	800fe7e <__sflush_r+0xda>
 800feaa:	bf00      	nop
 800feac:	20400001 	.word	0x20400001

0800feb0 <_fflush_r>:
 800feb0:	b538      	push	{r3, r4, r5, lr}
 800feb2:	690b      	ldr	r3, [r1, #16]
 800feb4:	4605      	mov	r5, r0
 800feb6:	460c      	mov	r4, r1
 800feb8:	b913      	cbnz	r3, 800fec0 <_fflush_r+0x10>
 800feba:	2500      	movs	r5, #0
 800febc:	4628      	mov	r0, r5
 800febe:	bd38      	pop	{r3, r4, r5, pc}
 800fec0:	b118      	cbz	r0, 800feca <_fflush_r+0x1a>
 800fec2:	6983      	ldr	r3, [r0, #24]
 800fec4:	b90b      	cbnz	r3, 800feca <_fflush_r+0x1a>
 800fec6:	f000 f887 	bl	800ffd8 <__sinit>
 800feca:	4b14      	ldr	r3, [pc, #80]	; (800ff1c <_fflush_r+0x6c>)
 800fecc:	429c      	cmp	r4, r3
 800fece:	d11b      	bne.n	800ff08 <_fflush_r+0x58>
 800fed0:	686c      	ldr	r4, [r5, #4]
 800fed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d0ef      	beq.n	800feba <_fflush_r+0xa>
 800feda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fedc:	07d0      	lsls	r0, r2, #31
 800fede:	d404      	bmi.n	800feea <_fflush_r+0x3a>
 800fee0:	0599      	lsls	r1, r3, #22
 800fee2:	d402      	bmi.n	800feea <_fflush_r+0x3a>
 800fee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fee6:	f000 f91a 	bl	801011e <__retarget_lock_acquire_recursive>
 800feea:	4628      	mov	r0, r5
 800feec:	4621      	mov	r1, r4
 800feee:	f7ff ff59 	bl	800fda4 <__sflush_r>
 800fef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fef4:	07da      	lsls	r2, r3, #31
 800fef6:	4605      	mov	r5, r0
 800fef8:	d4e0      	bmi.n	800febc <_fflush_r+0xc>
 800fefa:	89a3      	ldrh	r3, [r4, #12]
 800fefc:	059b      	lsls	r3, r3, #22
 800fefe:	d4dd      	bmi.n	800febc <_fflush_r+0xc>
 800ff00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff02:	f000 f90d 	bl	8010120 <__retarget_lock_release_recursive>
 800ff06:	e7d9      	b.n	800febc <_fflush_r+0xc>
 800ff08:	4b05      	ldr	r3, [pc, #20]	; (800ff20 <_fflush_r+0x70>)
 800ff0a:	429c      	cmp	r4, r3
 800ff0c:	d101      	bne.n	800ff12 <_fflush_r+0x62>
 800ff0e:	68ac      	ldr	r4, [r5, #8]
 800ff10:	e7df      	b.n	800fed2 <_fflush_r+0x22>
 800ff12:	4b04      	ldr	r3, [pc, #16]	; (800ff24 <_fflush_r+0x74>)
 800ff14:	429c      	cmp	r4, r3
 800ff16:	bf08      	it	eq
 800ff18:	68ec      	ldreq	r4, [r5, #12]
 800ff1a:	e7da      	b.n	800fed2 <_fflush_r+0x22>
 800ff1c:	08011754 	.word	0x08011754
 800ff20:	08011774 	.word	0x08011774
 800ff24:	08011734 	.word	0x08011734

0800ff28 <std>:
 800ff28:	2300      	movs	r3, #0
 800ff2a:	b510      	push	{r4, lr}
 800ff2c:	4604      	mov	r4, r0
 800ff2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ff32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ff36:	6083      	str	r3, [r0, #8]
 800ff38:	8181      	strh	r1, [r0, #12]
 800ff3a:	6643      	str	r3, [r0, #100]	; 0x64
 800ff3c:	81c2      	strh	r2, [r0, #14]
 800ff3e:	6183      	str	r3, [r0, #24]
 800ff40:	4619      	mov	r1, r3
 800ff42:	2208      	movs	r2, #8
 800ff44:	305c      	adds	r0, #92	; 0x5c
 800ff46:	f7fe f9ef 	bl	800e328 <memset>
 800ff4a:	4b05      	ldr	r3, [pc, #20]	; (800ff60 <std+0x38>)
 800ff4c:	6263      	str	r3, [r4, #36]	; 0x24
 800ff4e:	4b05      	ldr	r3, [pc, #20]	; (800ff64 <std+0x3c>)
 800ff50:	62a3      	str	r3, [r4, #40]	; 0x28
 800ff52:	4b05      	ldr	r3, [pc, #20]	; (800ff68 <std+0x40>)
 800ff54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ff56:	4b05      	ldr	r3, [pc, #20]	; (800ff6c <std+0x44>)
 800ff58:	6224      	str	r4, [r4, #32]
 800ff5a:	6323      	str	r3, [r4, #48]	; 0x30
 800ff5c:	bd10      	pop	{r4, pc}
 800ff5e:	bf00      	nop
 800ff60:	0801110d 	.word	0x0801110d
 800ff64:	0801112f 	.word	0x0801112f
 800ff68:	08011167 	.word	0x08011167
 800ff6c:	0801118b 	.word	0x0801118b

0800ff70 <_cleanup_r>:
 800ff70:	4901      	ldr	r1, [pc, #4]	; (800ff78 <_cleanup_r+0x8>)
 800ff72:	f000 b8af 	b.w	80100d4 <_fwalk_reent>
 800ff76:	bf00      	nop
 800ff78:	0800feb1 	.word	0x0800feb1

0800ff7c <__sfmoreglue>:
 800ff7c:	b570      	push	{r4, r5, r6, lr}
 800ff7e:	2268      	movs	r2, #104	; 0x68
 800ff80:	1e4d      	subs	r5, r1, #1
 800ff82:	4355      	muls	r5, r2
 800ff84:	460e      	mov	r6, r1
 800ff86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ff8a:	f000 fd3d 	bl	8010a08 <_malloc_r>
 800ff8e:	4604      	mov	r4, r0
 800ff90:	b140      	cbz	r0, 800ffa4 <__sfmoreglue+0x28>
 800ff92:	2100      	movs	r1, #0
 800ff94:	e9c0 1600 	strd	r1, r6, [r0]
 800ff98:	300c      	adds	r0, #12
 800ff9a:	60a0      	str	r0, [r4, #8]
 800ff9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ffa0:	f7fe f9c2 	bl	800e328 <memset>
 800ffa4:	4620      	mov	r0, r4
 800ffa6:	bd70      	pop	{r4, r5, r6, pc}

0800ffa8 <__sfp_lock_acquire>:
 800ffa8:	4801      	ldr	r0, [pc, #4]	; (800ffb0 <__sfp_lock_acquire+0x8>)
 800ffaa:	f000 b8b8 	b.w	801011e <__retarget_lock_acquire_recursive>
 800ffae:	bf00      	nop
 800ffb0:	2000143d 	.word	0x2000143d

0800ffb4 <__sfp_lock_release>:
 800ffb4:	4801      	ldr	r0, [pc, #4]	; (800ffbc <__sfp_lock_release+0x8>)
 800ffb6:	f000 b8b3 	b.w	8010120 <__retarget_lock_release_recursive>
 800ffba:	bf00      	nop
 800ffbc:	2000143d 	.word	0x2000143d

0800ffc0 <__sinit_lock_acquire>:
 800ffc0:	4801      	ldr	r0, [pc, #4]	; (800ffc8 <__sinit_lock_acquire+0x8>)
 800ffc2:	f000 b8ac 	b.w	801011e <__retarget_lock_acquire_recursive>
 800ffc6:	bf00      	nop
 800ffc8:	2000143e 	.word	0x2000143e

0800ffcc <__sinit_lock_release>:
 800ffcc:	4801      	ldr	r0, [pc, #4]	; (800ffd4 <__sinit_lock_release+0x8>)
 800ffce:	f000 b8a7 	b.w	8010120 <__retarget_lock_release_recursive>
 800ffd2:	bf00      	nop
 800ffd4:	2000143e 	.word	0x2000143e

0800ffd8 <__sinit>:
 800ffd8:	b510      	push	{r4, lr}
 800ffda:	4604      	mov	r4, r0
 800ffdc:	f7ff fff0 	bl	800ffc0 <__sinit_lock_acquire>
 800ffe0:	69a3      	ldr	r3, [r4, #24]
 800ffe2:	b11b      	cbz	r3, 800ffec <__sinit+0x14>
 800ffe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ffe8:	f7ff bff0 	b.w	800ffcc <__sinit_lock_release>
 800ffec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fff0:	6523      	str	r3, [r4, #80]	; 0x50
 800fff2:	4b13      	ldr	r3, [pc, #76]	; (8010040 <__sinit+0x68>)
 800fff4:	4a13      	ldr	r2, [pc, #76]	; (8010044 <__sinit+0x6c>)
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	62a2      	str	r2, [r4, #40]	; 0x28
 800fffa:	42a3      	cmp	r3, r4
 800fffc:	bf04      	itt	eq
 800fffe:	2301      	moveq	r3, #1
 8010000:	61a3      	streq	r3, [r4, #24]
 8010002:	4620      	mov	r0, r4
 8010004:	f000 f820 	bl	8010048 <__sfp>
 8010008:	6060      	str	r0, [r4, #4]
 801000a:	4620      	mov	r0, r4
 801000c:	f000 f81c 	bl	8010048 <__sfp>
 8010010:	60a0      	str	r0, [r4, #8]
 8010012:	4620      	mov	r0, r4
 8010014:	f000 f818 	bl	8010048 <__sfp>
 8010018:	2200      	movs	r2, #0
 801001a:	60e0      	str	r0, [r4, #12]
 801001c:	2104      	movs	r1, #4
 801001e:	6860      	ldr	r0, [r4, #4]
 8010020:	f7ff ff82 	bl	800ff28 <std>
 8010024:	68a0      	ldr	r0, [r4, #8]
 8010026:	2201      	movs	r2, #1
 8010028:	2109      	movs	r1, #9
 801002a:	f7ff ff7d 	bl	800ff28 <std>
 801002e:	68e0      	ldr	r0, [r4, #12]
 8010030:	2202      	movs	r2, #2
 8010032:	2112      	movs	r1, #18
 8010034:	f7ff ff78 	bl	800ff28 <std>
 8010038:	2301      	movs	r3, #1
 801003a:	61a3      	str	r3, [r4, #24]
 801003c:	e7d2      	b.n	800ffe4 <__sinit+0xc>
 801003e:	bf00      	nop
 8010040:	0801166c 	.word	0x0801166c
 8010044:	0800ff71 	.word	0x0800ff71

08010048 <__sfp>:
 8010048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801004a:	4607      	mov	r7, r0
 801004c:	f7ff ffac 	bl	800ffa8 <__sfp_lock_acquire>
 8010050:	4b1e      	ldr	r3, [pc, #120]	; (80100cc <__sfp+0x84>)
 8010052:	681e      	ldr	r6, [r3, #0]
 8010054:	69b3      	ldr	r3, [r6, #24]
 8010056:	b913      	cbnz	r3, 801005e <__sfp+0x16>
 8010058:	4630      	mov	r0, r6
 801005a:	f7ff ffbd 	bl	800ffd8 <__sinit>
 801005e:	3648      	adds	r6, #72	; 0x48
 8010060:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010064:	3b01      	subs	r3, #1
 8010066:	d503      	bpl.n	8010070 <__sfp+0x28>
 8010068:	6833      	ldr	r3, [r6, #0]
 801006a:	b30b      	cbz	r3, 80100b0 <__sfp+0x68>
 801006c:	6836      	ldr	r6, [r6, #0]
 801006e:	e7f7      	b.n	8010060 <__sfp+0x18>
 8010070:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010074:	b9d5      	cbnz	r5, 80100ac <__sfp+0x64>
 8010076:	4b16      	ldr	r3, [pc, #88]	; (80100d0 <__sfp+0x88>)
 8010078:	60e3      	str	r3, [r4, #12]
 801007a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801007e:	6665      	str	r5, [r4, #100]	; 0x64
 8010080:	f000 f84c 	bl	801011c <__retarget_lock_init_recursive>
 8010084:	f7ff ff96 	bl	800ffb4 <__sfp_lock_release>
 8010088:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801008c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010090:	6025      	str	r5, [r4, #0]
 8010092:	61a5      	str	r5, [r4, #24]
 8010094:	2208      	movs	r2, #8
 8010096:	4629      	mov	r1, r5
 8010098:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801009c:	f7fe f944 	bl	800e328 <memset>
 80100a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80100a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80100a8:	4620      	mov	r0, r4
 80100aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80100ac:	3468      	adds	r4, #104	; 0x68
 80100ae:	e7d9      	b.n	8010064 <__sfp+0x1c>
 80100b0:	2104      	movs	r1, #4
 80100b2:	4638      	mov	r0, r7
 80100b4:	f7ff ff62 	bl	800ff7c <__sfmoreglue>
 80100b8:	4604      	mov	r4, r0
 80100ba:	6030      	str	r0, [r6, #0]
 80100bc:	2800      	cmp	r0, #0
 80100be:	d1d5      	bne.n	801006c <__sfp+0x24>
 80100c0:	f7ff ff78 	bl	800ffb4 <__sfp_lock_release>
 80100c4:	230c      	movs	r3, #12
 80100c6:	603b      	str	r3, [r7, #0]
 80100c8:	e7ee      	b.n	80100a8 <__sfp+0x60>
 80100ca:	bf00      	nop
 80100cc:	0801166c 	.word	0x0801166c
 80100d0:	ffff0001 	.word	0xffff0001

080100d4 <_fwalk_reent>:
 80100d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100d8:	4606      	mov	r6, r0
 80100da:	4688      	mov	r8, r1
 80100dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80100e0:	2700      	movs	r7, #0
 80100e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80100e6:	f1b9 0901 	subs.w	r9, r9, #1
 80100ea:	d505      	bpl.n	80100f8 <_fwalk_reent+0x24>
 80100ec:	6824      	ldr	r4, [r4, #0]
 80100ee:	2c00      	cmp	r4, #0
 80100f0:	d1f7      	bne.n	80100e2 <_fwalk_reent+0xe>
 80100f2:	4638      	mov	r0, r7
 80100f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100f8:	89ab      	ldrh	r3, [r5, #12]
 80100fa:	2b01      	cmp	r3, #1
 80100fc:	d907      	bls.n	801010e <_fwalk_reent+0x3a>
 80100fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010102:	3301      	adds	r3, #1
 8010104:	d003      	beq.n	801010e <_fwalk_reent+0x3a>
 8010106:	4629      	mov	r1, r5
 8010108:	4630      	mov	r0, r6
 801010a:	47c0      	blx	r8
 801010c:	4307      	orrs	r7, r0
 801010e:	3568      	adds	r5, #104	; 0x68
 8010110:	e7e9      	b.n	80100e6 <_fwalk_reent+0x12>
	...

08010114 <_localeconv_r>:
 8010114:	4800      	ldr	r0, [pc, #0]	; (8010118 <_localeconv_r+0x4>)
 8010116:	4770      	bx	lr
 8010118:	20000160 	.word	0x20000160

0801011c <__retarget_lock_init_recursive>:
 801011c:	4770      	bx	lr

0801011e <__retarget_lock_acquire_recursive>:
 801011e:	4770      	bx	lr

08010120 <__retarget_lock_release_recursive>:
 8010120:	4770      	bx	lr

08010122 <__swhatbuf_r>:
 8010122:	b570      	push	{r4, r5, r6, lr}
 8010124:	460e      	mov	r6, r1
 8010126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801012a:	2900      	cmp	r1, #0
 801012c:	b096      	sub	sp, #88	; 0x58
 801012e:	4614      	mov	r4, r2
 8010130:	461d      	mov	r5, r3
 8010132:	da08      	bge.n	8010146 <__swhatbuf_r+0x24>
 8010134:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010138:	2200      	movs	r2, #0
 801013a:	602a      	str	r2, [r5, #0]
 801013c:	061a      	lsls	r2, r3, #24
 801013e:	d410      	bmi.n	8010162 <__swhatbuf_r+0x40>
 8010140:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010144:	e00e      	b.n	8010164 <__swhatbuf_r+0x42>
 8010146:	466a      	mov	r2, sp
 8010148:	f001 f876 	bl	8011238 <_fstat_r>
 801014c:	2800      	cmp	r0, #0
 801014e:	dbf1      	blt.n	8010134 <__swhatbuf_r+0x12>
 8010150:	9a01      	ldr	r2, [sp, #4]
 8010152:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010156:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801015a:	425a      	negs	r2, r3
 801015c:	415a      	adcs	r2, r3
 801015e:	602a      	str	r2, [r5, #0]
 8010160:	e7ee      	b.n	8010140 <__swhatbuf_r+0x1e>
 8010162:	2340      	movs	r3, #64	; 0x40
 8010164:	2000      	movs	r0, #0
 8010166:	6023      	str	r3, [r4, #0]
 8010168:	b016      	add	sp, #88	; 0x58
 801016a:	bd70      	pop	{r4, r5, r6, pc}

0801016c <__smakebuf_r>:
 801016c:	898b      	ldrh	r3, [r1, #12]
 801016e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010170:	079d      	lsls	r5, r3, #30
 8010172:	4606      	mov	r6, r0
 8010174:	460c      	mov	r4, r1
 8010176:	d507      	bpl.n	8010188 <__smakebuf_r+0x1c>
 8010178:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801017c:	6023      	str	r3, [r4, #0]
 801017e:	6123      	str	r3, [r4, #16]
 8010180:	2301      	movs	r3, #1
 8010182:	6163      	str	r3, [r4, #20]
 8010184:	b002      	add	sp, #8
 8010186:	bd70      	pop	{r4, r5, r6, pc}
 8010188:	ab01      	add	r3, sp, #4
 801018a:	466a      	mov	r2, sp
 801018c:	f7ff ffc9 	bl	8010122 <__swhatbuf_r>
 8010190:	9900      	ldr	r1, [sp, #0]
 8010192:	4605      	mov	r5, r0
 8010194:	4630      	mov	r0, r6
 8010196:	f000 fc37 	bl	8010a08 <_malloc_r>
 801019a:	b948      	cbnz	r0, 80101b0 <__smakebuf_r+0x44>
 801019c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101a0:	059a      	lsls	r2, r3, #22
 80101a2:	d4ef      	bmi.n	8010184 <__smakebuf_r+0x18>
 80101a4:	f023 0303 	bic.w	r3, r3, #3
 80101a8:	f043 0302 	orr.w	r3, r3, #2
 80101ac:	81a3      	strh	r3, [r4, #12]
 80101ae:	e7e3      	b.n	8010178 <__smakebuf_r+0xc>
 80101b0:	4b0d      	ldr	r3, [pc, #52]	; (80101e8 <__smakebuf_r+0x7c>)
 80101b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80101b4:	89a3      	ldrh	r3, [r4, #12]
 80101b6:	6020      	str	r0, [r4, #0]
 80101b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101bc:	81a3      	strh	r3, [r4, #12]
 80101be:	9b00      	ldr	r3, [sp, #0]
 80101c0:	6163      	str	r3, [r4, #20]
 80101c2:	9b01      	ldr	r3, [sp, #4]
 80101c4:	6120      	str	r0, [r4, #16]
 80101c6:	b15b      	cbz	r3, 80101e0 <__smakebuf_r+0x74>
 80101c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101cc:	4630      	mov	r0, r6
 80101ce:	f001 f845 	bl	801125c <_isatty_r>
 80101d2:	b128      	cbz	r0, 80101e0 <__smakebuf_r+0x74>
 80101d4:	89a3      	ldrh	r3, [r4, #12]
 80101d6:	f023 0303 	bic.w	r3, r3, #3
 80101da:	f043 0301 	orr.w	r3, r3, #1
 80101de:	81a3      	strh	r3, [r4, #12]
 80101e0:	89a0      	ldrh	r0, [r4, #12]
 80101e2:	4305      	orrs	r5, r0
 80101e4:	81a5      	strh	r5, [r4, #12]
 80101e6:	e7cd      	b.n	8010184 <__smakebuf_r+0x18>
 80101e8:	0800ff71 	.word	0x0800ff71

080101ec <malloc>:
 80101ec:	4b02      	ldr	r3, [pc, #8]	; (80101f8 <malloc+0xc>)
 80101ee:	4601      	mov	r1, r0
 80101f0:	6818      	ldr	r0, [r3, #0]
 80101f2:	f000 bc09 	b.w	8010a08 <_malloc_r>
 80101f6:	bf00      	nop
 80101f8:	2000000c 	.word	0x2000000c

080101fc <_Balloc>:
 80101fc:	b570      	push	{r4, r5, r6, lr}
 80101fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010200:	4604      	mov	r4, r0
 8010202:	460d      	mov	r5, r1
 8010204:	b976      	cbnz	r6, 8010224 <_Balloc+0x28>
 8010206:	2010      	movs	r0, #16
 8010208:	f7ff fff0 	bl	80101ec <malloc>
 801020c:	4602      	mov	r2, r0
 801020e:	6260      	str	r0, [r4, #36]	; 0x24
 8010210:	b920      	cbnz	r0, 801021c <_Balloc+0x20>
 8010212:	4b18      	ldr	r3, [pc, #96]	; (8010274 <_Balloc+0x78>)
 8010214:	4818      	ldr	r0, [pc, #96]	; (8010278 <_Balloc+0x7c>)
 8010216:	2166      	movs	r1, #102	; 0x66
 8010218:	f000 ffce 	bl	80111b8 <__assert_func>
 801021c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010220:	6006      	str	r6, [r0, #0]
 8010222:	60c6      	str	r6, [r0, #12]
 8010224:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010226:	68f3      	ldr	r3, [r6, #12]
 8010228:	b183      	cbz	r3, 801024c <_Balloc+0x50>
 801022a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801022c:	68db      	ldr	r3, [r3, #12]
 801022e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010232:	b9b8      	cbnz	r0, 8010264 <_Balloc+0x68>
 8010234:	2101      	movs	r1, #1
 8010236:	fa01 f605 	lsl.w	r6, r1, r5
 801023a:	1d72      	adds	r2, r6, #5
 801023c:	0092      	lsls	r2, r2, #2
 801023e:	4620      	mov	r0, r4
 8010240:	f000 fb60 	bl	8010904 <_calloc_r>
 8010244:	b160      	cbz	r0, 8010260 <_Balloc+0x64>
 8010246:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801024a:	e00e      	b.n	801026a <_Balloc+0x6e>
 801024c:	2221      	movs	r2, #33	; 0x21
 801024e:	2104      	movs	r1, #4
 8010250:	4620      	mov	r0, r4
 8010252:	f000 fb57 	bl	8010904 <_calloc_r>
 8010256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010258:	60f0      	str	r0, [r6, #12]
 801025a:	68db      	ldr	r3, [r3, #12]
 801025c:	2b00      	cmp	r3, #0
 801025e:	d1e4      	bne.n	801022a <_Balloc+0x2e>
 8010260:	2000      	movs	r0, #0
 8010262:	bd70      	pop	{r4, r5, r6, pc}
 8010264:	6802      	ldr	r2, [r0, #0]
 8010266:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801026a:	2300      	movs	r3, #0
 801026c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010270:	e7f7      	b.n	8010262 <_Balloc+0x66>
 8010272:	bf00      	nop
 8010274:	080116b1 	.word	0x080116b1
 8010278:	08011794 	.word	0x08011794

0801027c <_Bfree>:
 801027c:	b570      	push	{r4, r5, r6, lr}
 801027e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010280:	4605      	mov	r5, r0
 8010282:	460c      	mov	r4, r1
 8010284:	b976      	cbnz	r6, 80102a4 <_Bfree+0x28>
 8010286:	2010      	movs	r0, #16
 8010288:	f7ff ffb0 	bl	80101ec <malloc>
 801028c:	4602      	mov	r2, r0
 801028e:	6268      	str	r0, [r5, #36]	; 0x24
 8010290:	b920      	cbnz	r0, 801029c <_Bfree+0x20>
 8010292:	4b09      	ldr	r3, [pc, #36]	; (80102b8 <_Bfree+0x3c>)
 8010294:	4809      	ldr	r0, [pc, #36]	; (80102bc <_Bfree+0x40>)
 8010296:	218a      	movs	r1, #138	; 0x8a
 8010298:	f000 ff8e 	bl	80111b8 <__assert_func>
 801029c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80102a0:	6006      	str	r6, [r0, #0]
 80102a2:	60c6      	str	r6, [r0, #12]
 80102a4:	b13c      	cbz	r4, 80102b6 <_Bfree+0x3a>
 80102a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80102a8:	6862      	ldr	r2, [r4, #4]
 80102aa:	68db      	ldr	r3, [r3, #12]
 80102ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80102b0:	6021      	str	r1, [r4, #0]
 80102b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80102b6:	bd70      	pop	{r4, r5, r6, pc}
 80102b8:	080116b1 	.word	0x080116b1
 80102bc:	08011794 	.word	0x08011794

080102c0 <__multadd>:
 80102c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102c4:	690d      	ldr	r5, [r1, #16]
 80102c6:	4607      	mov	r7, r0
 80102c8:	460c      	mov	r4, r1
 80102ca:	461e      	mov	r6, r3
 80102cc:	f101 0c14 	add.w	ip, r1, #20
 80102d0:	2000      	movs	r0, #0
 80102d2:	f8dc 3000 	ldr.w	r3, [ip]
 80102d6:	b299      	uxth	r1, r3
 80102d8:	fb02 6101 	mla	r1, r2, r1, r6
 80102dc:	0c1e      	lsrs	r6, r3, #16
 80102de:	0c0b      	lsrs	r3, r1, #16
 80102e0:	fb02 3306 	mla	r3, r2, r6, r3
 80102e4:	b289      	uxth	r1, r1
 80102e6:	3001      	adds	r0, #1
 80102e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80102ec:	4285      	cmp	r5, r0
 80102ee:	f84c 1b04 	str.w	r1, [ip], #4
 80102f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80102f6:	dcec      	bgt.n	80102d2 <__multadd+0x12>
 80102f8:	b30e      	cbz	r6, 801033e <__multadd+0x7e>
 80102fa:	68a3      	ldr	r3, [r4, #8]
 80102fc:	42ab      	cmp	r3, r5
 80102fe:	dc19      	bgt.n	8010334 <__multadd+0x74>
 8010300:	6861      	ldr	r1, [r4, #4]
 8010302:	4638      	mov	r0, r7
 8010304:	3101      	adds	r1, #1
 8010306:	f7ff ff79 	bl	80101fc <_Balloc>
 801030a:	4680      	mov	r8, r0
 801030c:	b928      	cbnz	r0, 801031a <__multadd+0x5a>
 801030e:	4602      	mov	r2, r0
 8010310:	4b0c      	ldr	r3, [pc, #48]	; (8010344 <__multadd+0x84>)
 8010312:	480d      	ldr	r0, [pc, #52]	; (8010348 <__multadd+0x88>)
 8010314:	21b5      	movs	r1, #181	; 0xb5
 8010316:	f000 ff4f 	bl	80111b8 <__assert_func>
 801031a:	6922      	ldr	r2, [r4, #16]
 801031c:	3202      	adds	r2, #2
 801031e:	f104 010c 	add.w	r1, r4, #12
 8010322:	0092      	lsls	r2, r2, #2
 8010324:	300c      	adds	r0, #12
 8010326:	f7fd fff1 	bl	800e30c <memcpy>
 801032a:	4621      	mov	r1, r4
 801032c:	4638      	mov	r0, r7
 801032e:	f7ff ffa5 	bl	801027c <_Bfree>
 8010332:	4644      	mov	r4, r8
 8010334:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010338:	3501      	adds	r5, #1
 801033a:	615e      	str	r6, [r3, #20]
 801033c:	6125      	str	r5, [r4, #16]
 801033e:	4620      	mov	r0, r4
 8010340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010344:	08011723 	.word	0x08011723
 8010348:	08011794 	.word	0x08011794

0801034c <__hi0bits>:
 801034c:	0c03      	lsrs	r3, r0, #16
 801034e:	041b      	lsls	r3, r3, #16
 8010350:	b9d3      	cbnz	r3, 8010388 <__hi0bits+0x3c>
 8010352:	0400      	lsls	r0, r0, #16
 8010354:	2310      	movs	r3, #16
 8010356:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801035a:	bf04      	itt	eq
 801035c:	0200      	lsleq	r0, r0, #8
 801035e:	3308      	addeq	r3, #8
 8010360:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010364:	bf04      	itt	eq
 8010366:	0100      	lsleq	r0, r0, #4
 8010368:	3304      	addeq	r3, #4
 801036a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801036e:	bf04      	itt	eq
 8010370:	0080      	lsleq	r0, r0, #2
 8010372:	3302      	addeq	r3, #2
 8010374:	2800      	cmp	r0, #0
 8010376:	db05      	blt.n	8010384 <__hi0bits+0x38>
 8010378:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801037c:	f103 0301 	add.w	r3, r3, #1
 8010380:	bf08      	it	eq
 8010382:	2320      	moveq	r3, #32
 8010384:	4618      	mov	r0, r3
 8010386:	4770      	bx	lr
 8010388:	2300      	movs	r3, #0
 801038a:	e7e4      	b.n	8010356 <__hi0bits+0xa>

0801038c <__lo0bits>:
 801038c:	6803      	ldr	r3, [r0, #0]
 801038e:	f013 0207 	ands.w	r2, r3, #7
 8010392:	4601      	mov	r1, r0
 8010394:	d00b      	beq.n	80103ae <__lo0bits+0x22>
 8010396:	07da      	lsls	r2, r3, #31
 8010398:	d423      	bmi.n	80103e2 <__lo0bits+0x56>
 801039a:	0798      	lsls	r0, r3, #30
 801039c:	bf49      	itett	mi
 801039e:	085b      	lsrmi	r3, r3, #1
 80103a0:	089b      	lsrpl	r3, r3, #2
 80103a2:	2001      	movmi	r0, #1
 80103a4:	600b      	strmi	r3, [r1, #0]
 80103a6:	bf5c      	itt	pl
 80103a8:	600b      	strpl	r3, [r1, #0]
 80103aa:	2002      	movpl	r0, #2
 80103ac:	4770      	bx	lr
 80103ae:	b298      	uxth	r0, r3
 80103b0:	b9a8      	cbnz	r0, 80103de <__lo0bits+0x52>
 80103b2:	0c1b      	lsrs	r3, r3, #16
 80103b4:	2010      	movs	r0, #16
 80103b6:	b2da      	uxtb	r2, r3
 80103b8:	b90a      	cbnz	r2, 80103be <__lo0bits+0x32>
 80103ba:	3008      	adds	r0, #8
 80103bc:	0a1b      	lsrs	r3, r3, #8
 80103be:	071a      	lsls	r2, r3, #28
 80103c0:	bf04      	itt	eq
 80103c2:	091b      	lsreq	r3, r3, #4
 80103c4:	3004      	addeq	r0, #4
 80103c6:	079a      	lsls	r2, r3, #30
 80103c8:	bf04      	itt	eq
 80103ca:	089b      	lsreq	r3, r3, #2
 80103cc:	3002      	addeq	r0, #2
 80103ce:	07da      	lsls	r2, r3, #31
 80103d0:	d403      	bmi.n	80103da <__lo0bits+0x4e>
 80103d2:	085b      	lsrs	r3, r3, #1
 80103d4:	f100 0001 	add.w	r0, r0, #1
 80103d8:	d005      	beq.n	80103e6 <__lo0bits+0x5a>
 80103da:	600b      	str	r3, [r1, #0]
 80103dc:	4770      	bx	lr
 80103de:	4610      	mov	r0, r2
 80103e0:	e7e9      	b.n	80103b6 <__lo0bits+0x2a>
 80103e2:	2000      	movs	r0, #0
 80103e4:	4770      	bx	lr
 80103e6:	2020      	movs	r0, #32
 80103e8:	4770      	bx	lr
	...

080103ec <__i2b>:
 80103ec:	b510      	push	{r4, lr}
 80103ee:	460c      	mov	r4, r1
 80103f0:	2101      	movs	r1, #1
 80103f2:	f7ff ff03 	bl	80101fc <_Balloc>
 80103f6:	4602      	mov	r2, r0
 80103f8:	b928      	cbnz	r0, 8010406 <__i2b+0x1a>
 80103fa:	4b05      	ldr	r3, [pc, #20]	; (8010410 <__i2b+0x24>)
 80103fc:	4805      	ldr	r0, [pc, #20]	; (8010414 <__i2b+0x28>)
 80103fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010402:	f000 fed9 	bl	80111b8 <__assert_func>
 8010406:	2301      	movs	r3, #1
 8010408:	6144      	str	r4, [r0, #20]
 801040a:	6103      	str	r3, [r0, #16]
 801040c:	bd10      	pop	{r4, pc}
 801040e:	bf00      	nop
 8010410:	08011723 	.word	0x08011723
 8010414:	08011794 	.word	0x08011794

08010418 <__multiply>:
 8010418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801041c:	4691      	mov	r9, r2
 801041e:	690a      	ldr	r2, [r1, #16]
 8010420:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010424:	429a      	cmp	r2, r3
 8010426:	bfb8      	it	lt
 8010428:	460b      	movlt	r3, r1
 801042a:	460c      	mov	r4, r1
 801042c:	bfbc      	itt	lt
 801042e:	464c      	movlt	r4, r9
 8010430:	4699      	movlt	r9, r3
 8010432:	6927      	ldr	r7, [r4, #16]
 8010434:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010438:	68a3      	ldr	r3, [r4, #8]
 801043a:	6861      	ldr	r1, [r4, #4]
 801043c:	eb07 060a 	add.w	r6, r7, sl
 8010440:	42b3      	cmp	r3, r6
 8010442:	b085      	sub	sp, #20
 8010444:	bfb8      	it	lt
 8010446:	3101      	addlt	r1, #1
 8010448:	f7ff fed8 	bl	80101fc <_Balloc>
 801044c:	b930      	cbnz	r0, 801045c <__multiply+0x44>
 801044e:	4602      	mov	r2, r0
 8010450:	4b44      	ldr	r3, [pc, #272]	; (8010564 <__multiply+0x14c>)
 8010452:	4845      	ldr	r0, [pc, #276]	; (8010568 <__multiply+0x150>)
 8010454:	f240 115d 	movw	r1, #349	; 0x15d
 8010458:	f000 feae 	bl	80111b8 <__assert_func>
 801045c:	f100 0514 	add.w	r5, r0, #20
 8010460:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010464:	462b      	mov	r3, r5
 8010466:	2200      	movs	r2, #0
 8010468:	4543      	cmp	r3, r8
 801046a:	d321      	bcc.n	80104b0 <__multiply+0x98>
 801046c:	f104 0314 	add.w	r3, r4, #20
 8010470:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010474:	f109 0314 	add.w	r3, r9, #20
 8010478:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801047c:	9202      	str	r2, [sp, #8]
 801047e:	1b3a      	subs	r2, r7, r4
 8010480:	3a15      	subs	r2, #21
 8010482:	f022 0203 	bic.w	r2, r2, #3
 8010486:	3204      	adds	r2, #4
 8010488:	f104 0115 	add.w	r1, r4, #21
 801048c:	428f      	cmp	r7, r1
 801048e:	bf38      	it	cc
 8010490:	2204      	movcc	r2, #4
 8010492:	9201      	str	r2, [sp, #4]
 8010494:	9a02      	ldr	r2, [sp, #8]
 8010496:	9303      	str	r3, [sp, #12]
 8010498:	429a      	cmp	r2, r3
 801049a:	d80c      	bhi.n	80104b6 <__multiply+0x9e>
 801049c:	2e00      	cmp	r6, #0
 801049e:	dd03      	ble.n	80104a8 <__multiply+0x90>
 80104a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d05a      	beq.n	801055e <__multiply+0x146>
 80104a8:	6106      	str	r6, [r0, #16]
 80104aa:	b005      	add	sp, #20
 80104ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104b0:	f843 2b04 	str.w	r2, [r3], #4
 80104b4:	e7d8      	b.n	8010468 <__multiply+0x50>
 80104b6:	f8b3 a000 	ldrh.w	sl, [r3]
 80104ba:	f1ba 0f00 	cmp.w	sl, #0
 80104be:	d024      	beq.n	801050a <__multiply+0xf2>
 80104c0:	f104 0e14 	add.w	lr, r4, #20
 80104c4:	46a9      	mov	r9, r5
 80104c6:	f04f 0c00 	mov.w	ip, #0
 80104ca:	f85e 2b04 	ldr.w	r2, [lr], #4
 80104ce:	f8d9 1000 	ldr.w	r1, [r9]
 80104d2:	fa1f fb82 	uxth.w	fp, r2
 80104d6:	b289      	uxth	r1, r1
 80104d8:	fb0a 110b 	mla	r1, sl, fp, r1
 80104dc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80104e0:	f8d9 2000 	ldr.w	r2, [r9]
 80104e4:	4461      	add	r1, ip
 80104e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80104ea:	fb0a c20b 	mla	r2, sl, fp, ip
 80104ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80104f2:	b289      	uxth	r1, r1
 80104f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80104f8:	4577      	cmp	r7, lr
 80104fa:	f849 1b04 	str.w	r1, [r9], #4
 80104fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010502:	d8e2      	bhi.n	80104ca <__multiply+0xb2>
 8010504:	9a01      	ldr	r2, [sp, #4]
 8010506:	f845 c002 	str.w	ip, [r5, r2]
 801050a:	9a03      	ldr	r2, [sp, #12]
 801050c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010510:	3304      	adds	r3, #4
 8010512:	f1b9 0f00 	cmp.w	r9, #0
 8010516:	d020      	beq.n	801055a <__multiply+0x142>
 8010518:	6829      	ldr	r1, [r5, #0]
 801051a:	f104 0c14 	add.w	ip, r4, #20
 801051e:	46ae      	mov	lr, r5
 8010520:	f04f 0a00 	mov.w	sl, #0
 8010524:	f8bc b000 	ldrh.w	fp, [ip]
 8010528:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801052c:	fb09 220b 	mla	r2, r9, fp, r2
 8010530:	4492      	add	sl, r2
 8010532:	b289      	uxth	r1, r1
 8010534:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010538:	f84e 1b04 	str.w	r1, [lr], #4
 801053c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010540:	f8be 1000 	ldrh.w	r1, [lr]
 8010544:	0c12      	lsrs	r2, r2, #16
 8010546:	fb09 1102 	mla	r1, r9, r2, r1
 801054a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801054e:	4567      	cmp	r7, ip
 8010550:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010554:	d8e6      	bhi.n	8010524 <__multiply+0x10c>
 8010556:	9a01      	ldr	r2, [sp, #4]
 8010558:	50a9      	str	r1, [r5, r2]
 801055a:	3504      	adds	r5, #4
 801055c:	e79a      	b.n	8010494 <__multiply+0x7c>
 801055e:	3e01      	subs	r6, #1
 8010560:	e79c      	b.n	801049c <__multiply+0x84>
 8010562:	bf00      	nop
 8010564:	08011723 	.word	0x08011723
 8010568:	08011794 	.word	0x08011794

0801056c <__pow5mult>:
 801056c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010570:	4615      	mov	r5, r2
 8010572:	f012 0203 	ands.w	r2, r2, #3
 8010576:	4606      	mov	r6, r0
 8010578:	460f      	mov	r7, r1
 801057a:	d007      	beq.n	801058c <__pow5mult+0x20>
 801057c:	4c25      	ldr	r4, [pc, #148]	; (8010614 <__pow5mult+0xa8>)
 801057e:	3a01      	subs	r2, #1
 8010580:	2300      	movs	r3, #0
 8010582:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010586:	f7ff fe9b 	bl	80102c0 <__multadd>
 801058a:	4607      	mov	r7, r0
 801058c:	10ad      	asrs	r5, r5, #2
 801058e:	d03d      	beq.n	801060c <__pow5mult+0xa0>
 8010590:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010592:	b97c      	cbnz	r4, 80105b4 <__pow5mult+0x48>
 8010594:	2010      	movs	r0, #16
 8010596:	f7ff fe29 	bl	80101ec <malloc>
 801059a:	4602      	mov	r2, r0
 801059c:	6270      	str	r0, [r6, #36]	; 0x24
 801059e:	b928      	cbnz	r0, 80105ac <__pow5mult+0x40>
 80105a0:	4b1d      	ldr	r3, [pc, #116]	; (8010618 <__pow5mult+0xac>)
 80105a2:	481e      	ldr	r0, [pc, #120]	; (801061c <__pow5mult+0xb0>)
 80105a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80105a8:	f000 fe06 	bl	80111b8 <__assert_func>
 80105ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80105b0:	6004      	str	r4, [r0, #0]
 80105b2:	60c4      	str	r4, [r0, #12]
 80105b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80105b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80105bc:	b94c      	cbnz	r4, 80105d2 <__pow5mult+0x66>
 80105be:	f240 2171 	movw	r1, #625	; 0x271
 80105c2:	4630      	mov	r0, r6
 80105c4:	f7ff ff12 	bl	80103ec <__i2b>
 80105c8:	2300      	movs	r3, #0
 80105ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80105ce:	4604      	mov	r4, r0
 80105d0:	6003      	str	r3, [r0, #0]
 80105d2:	f04f 0900 	mov.w	r9, #0
 80105d6:	07eb      	lsls	r3, r5, #31
 80105d8:	d50a      	bpl.n	80105f0 <__pow5mult+0x84>
 80105da:	4639      	mov	r1, r7
 80105dc:	4622      	mov	r2, r4
 80105de:	4630      	mov	r0, r6
 80105e0:	f7ff ff1a 	bl	8010418 <__multiply>
 80105e4:	4639      	mov	r1, r7
 80105e6:	4680      	mov	r8, r0
 80105e8:	4630      	mov	r0, r6
 80105ea:	f7ff fe47 	bl	801027c <_Bfree>
 80105ee:	4647      	mov	r7, r8
 80105f0:	106d      	asrs	r5, r5, #1
 80105f2:	d00b      	beq.n	801060c <__pow5mult+0xa0>
 80105f4:	6820      	ldr	r0, [r4, #0]
 80105f6:	b938      	cbnz	r0, 8010608 <__pow5mult+0x9c>
 80105f8:	4622      	mov	r2, r4
 80105fa:	4621      	mov	r1, r4
 80105fc:	4630      	mov	r0, r6
 80105fe:	f7ff ff0b 	bl	8010418 <__multiply>
 8010602:	6020      	str	r0, [r4, #0]
 8010604:	f8c0 9000 	str.w	r9, [r0]
 8010608:	4604      	mov	r4, r0
 801060a:	e7e4      	b.n	80105d6 <__pow5mult+0x6a>
 801060c:	4638      	mov	r0, r7
 801060e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010612:	bf00      	nop
 8010614:	080118e0 	.word	0x080118e0
 8010618:	080116b1 	.word	0x080116b1
 801061c:	08011794 	.word	0x08011794

08010620 <__lshift>:
 8010620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010624:	460c      	mov	r4, r1
 8010626:	6849      	ldr	r1, [r1, #4]
 8010628:	6923      	ldr	r3, [r4, #16]
 801062a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801062e:	68a3      	ldr	r3, [r4, #8]
 8010630:	4607      	mov	r7, r0
 8010632:	4691      	mov	r9, r2
 8010634:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010638:	f108 0601 	add.w	r6, r8, #1
 801063c:	42b3      	cmp	r3, r6
 801063e:	db0b      	blt.n	8010658 <__lshift+0x38>
 8010640:	4638      	mov	r0, r7
 8010642:	f7ff fddb 	bl	80101fc <_Balloc>
 8010646:	4605      	mov	r5, r0
 8010648:	b948      	cbnz	r0, 801065e <__lshift+0x3e>
 801064a:	4602      	mov	r2, r0
 801064c:	4b2a      	ldr	r3, [pc, #168]	; (80106f8 <__lshift+0xd8>)
 801064e:	482b      	ldr	r0, [pc, #172]	; (80106fc <__lshift+0xdc>)
 8010650:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010654:	f000 fdb0 	bl	80111b8 <__assert_func>
 8010658:	3101      	adds	r1, #1
 801065a:	005b      	lsls	r3, r3, #1
 801065c:	e7ee      	b.n	801063c <__lshift+0x1c>
 801065e:	2300      	movs	r3, #0
 8010660:	f100 0114 	add.w	r1, r0, #20
 8010664:	f100 0210 	add.w	r2, r0, #16
 8010668:	4618      	mov	r0, r3
 801066a:	4553      	cmp	r3, sl
 801066c:	db37      	blt.n	80106de <__lshift+0xbe>
 801066e:	6920      	ldr	r0, [r4, #16]
 8010670:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010674:	f104 0314 	add.w	r3, r4, #20
 8010678:	f019 091f 	ands.w	r9, r9, #31
 801067c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010680:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010684:	d02f      	beq.n	80106e6 <__lshift+0xc6>
 8010686:	f1c9 0e20 	rsb	lr, r9, #32
 801068a:	468a      	mov	sl, r1
 801068c:	f04f 0c00 	mov.w	ip, #0
 8010690:	681a      	ldr	r2, [r3, #0]
 8010692:	fa02 f209 	lsl.w	r2, r2, r9
 8010696:	ea42 020c 	orr.w	r2, r2, ip
 801069a:	f84a 2b04 	str.w	r2, [sl], #4
 801069e:	f853 2b04 	ldr.w	r2, [r3], #4
 80106a2:	4298      	cmp	r0, r3
 80106a4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80106a8:	d8f2      	bhi.n	8010690 <__lshift+0x70>
 80106aa:	1b03      	subs	r3, r0, r4
 80106ac:	3b15      	subs	r3, #21
 80106ae:	f023 0303 	bic.w	r3, r3, #3
 80106b2:	3304      	adds	r3, #4
 80106b4:	f104 0215 	add.w	r2, r4, #21
 80106b8:	4290      	cmp	r0, r2
 80106ba:	bf38      	it	cc
 80106bc:	2304      	movcc	r3, #4
 80106be:	f841 c003 	str.w	ip, [r1, r3]
 80106c2:	f1bc 0f00 	cmp.w	ip, #0
 80106c6:	d001      	beq.n	80106cc <__lshift+0xac>
 80106c8:	f108 0602 	add.w	r6, r8, #2
 80106cc:	3e01      	subs	r6, #1
 80106ce:	4638      	mov	r0, r7
 80106d0:	612e      	str	r6, [r5, #16]
 80106d2:	4621      	mov	r1, r4
 80106d4:	f7ff fdd2 	bl	801027c <_Bfree>
 80106d8:	4628      	mov	r0, r5
 80106da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106de:	f842 0f04 	str.w	r0, [r2, #4]!
 80106e2:	3301      	adds	r3, #1
 80106e4:	e7c1      	b.n	801066a <__lshift+0x4a>
 80106e6:	3904      	subs	r1, #4
 80106e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80106ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80106f0:	4298      	cmp	r0, r3
 80106f2:	d8f9      	bhi.n	80106e8 <__lshift+0xc8>
 80106f4:	e7ea      	b.n	80106cc <__lshift+0xac>
 80106f6:	bf00      	nop
 80106f8:	08011723 	.word	0x08011723
 80106fc:	08011794 	.word	0x08011794

08010700 <__mcmp>:
 8010700:	b530      	push	{r4, r5, lr}
 8010702:	6902      	ldr	r2, [r0, #16]
 8010704:	690c      	ldr	r4, [r1, #16]
 8010706:	1b12      	subs	r2, r2, r4
 8010708:	d10e      	bne.n	8010728 <__mcmp+0x28>
 801070a:	f100 0314 	add.w	r3, r0, #20
 801070e:	3114      	adds	r1, #20
 8010710:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010714:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010718:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801071c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010720:	42a5      	cmp	r5, r4
 8010722:	d003      	beq.n	801072c <__mcmp+0x2c>
 8010724:	d305      	bcc.n	8010732 <__mcmp+0x32>
 8010726:	2201      	movs	r2, #1
 8010728:	4610      	mov	r0, r2
 801072a:	bd30      	pop	{r4, r5, pc}
 801072c:	4283      	cmp	r3, r0
 801072e:	d3f3      	bcc.n	8010718 <__mcmp+0x18>
 8010730:	e7fa      	b.n	8010728 <__mcmp+0x28>
 8010732:	f04f 32ff 	mov.w	r2, #4294967295
 8010736:	e7f7      	b.n	8010728 <__mcmp+0x28>

08010738 <__mdiff>:
 8010738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801073c:	460c      	mov	r4, r1
 801073e:	4606      	mov	r6, r0
 8010740:	4611      	mov	r1, r2
 8010742:	4620      	mov	r0, r4
 8010744:	4690      	mov	r8, r2
 8010746:	f7ff ffdb 	bl	8010700 <__mcmp>
 801074a:	1e05      	subs	r5, r0, #0
 801074c:	d110      	bne.n	8010770 <__mdiff+0x38>
 801074e:	4629      	mov	r1, r5
 8010750:	4630      	mov	r0, r6
 8010752:	f7ff fd53 	bl	80101fc <_Balloc>
 8010756:	b930      	cbnz	r0, 8010766 <__mdiff+0x2e>
 8010758:	4b3a      	ldr	r3, [pc, #232]	; (8010844 <__mdiff+0x10c>)
 801075a:	4602      	mov	r2, r0
 801075c:	f240 2132 	movw	r1, #562	; 0x232
 8010760:	4839      	ldr	r0, [pc, #228]	; (8010848 <__mdiff+0x110>)
 8010762:	f000 fd29 	bl	80111b8 <__assert_func>
 8010766:	2301      	movs	r3, #1
 8010768:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801076c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010770:	bfa4      	itt	ge
 8010772:	4643      	movge	r3, r8
 8010774:	46a0      	movge	r8, r4
 8010776:	4630      	mov	r0, r6
 8010778:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801077c:	bfa6      	itte	ge
 801077e:	461c      	movge	r4, r3
 8010780:	2500      	movge	r5, #0
 8010782:	2501      	movlt	r5, #1
 8010784:	f7ff fd3a 	bl	80101fc <_Balloc>
 8010788:	b920      	cbnz	r0, 8010794 <__mdiff+0x5c>
 801078a:	4b2e      	ldr	r3, [pc, #184]	; (8010844 <__mdiff+0x10c>)
 801078c:	4602      	mov	r2, r0
 801078e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010792:	e7e5      	b.n	8010760 <__mdiff+0x28>
 8010794:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010798:	6926      	ldr	r6, [r4, #16]
 801079a:	60c5      	str	r5, [r0, #12]
 801079c:	f104 0914 	add.w	r9, r4, #20
 80107a0:	f108 0514 	add.w	r5, r8, #20
 80107a4:	f100 0e14 	add.w	lr, r0, #20
 80107a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80107ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80107b0:	f108 0210 	add.w	r2, r8, #16
 80107b4:	46f2      	mov	sl, lr
 80107b6:	2100      	movs	r1, #0
 80107b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80107bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80107c0:	fa1f f883 	uxth.w	r8, r3
 80107c4:	fa11 f18b 	uxtah	r1, r1, fp
 80107c8:	0c1b      	lsrs	r3, r3, #16
 80107ca:	eba1 0808 	sub.w	r8, r1, r8
 80107ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80107d2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80107d6:	fa1f f888 	uxth.w	r8, r8
 80107da:	1419      	asrs	r1, r3, #16
 80107dc:	454e      	cmp	r6, r9
 80107de:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80107e2:	f84a 3b04 	str.w	r3, [sl], #4
 80107e6:	d8e7      	bhi.n	80107b8 <__mdiff+0x80>
 80107e8:	1b33      	subs	r3, r6, r4
 80107ea:	3b15      	subs	r3, #21
 80107ec:	f023 0303 	bic.w	r3, r3, #3
 80107f0:	3304      	adds	r3, #4
 80107f2:	3415      	adds	r4, #21
 80107f4:	42a6      	cmp	r6, r4
 80107f6:	bf38      	it	cc
 80107f8:	2304      	movcc	r3, #4
 80107fa:	441d      	add	r5, r3
 80107fc:	4473      	add	r3, lr
 80107fe:	469e      	mov	lr, r3
 8010800:	462e      	mov	r6, r5
 8010802:	4566      	cmp	r6, ip
 8010804:	d30e      	bcc.n	8010824 <__mdiff+0xec>
 8010806:	f10c 0203 	add.w	r2, ip, #3
 801080a:	1b52      	subs	r2, r2, r5
 801080c:	f022 0203 	bic.w	r2, r2, #3
 8010810:	3d03      	subs	r5, #3
 8010812:	45ac      	cmp	ip, r5
 8010814:	bf38      	it	cc
 8010816:	2200      	movcc	r2, #0
 8010818:	441a      	add	r2, r3
 801081a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801081e:	b17b      	cbz	r3, 8010840 <__mdiff+0x108>
 8010820:	6107      	str	r7, [r0, #16]
 8010822:	e7a3      	b.n	801076c <__mdiff+0x34>
 8010824:	f856 8b04 	ldr.w	r8, [r6], #4
 8010828:	fa11 f288 	uxtah	r2, r1, r8
 801082c:	1414      	asrs	r4, r2, #16
 801082e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010832:	b292      	uxth	r2, r2
 8010834:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010838:	f84e 2b04 	str.w	r2, [lr], #4
 801083c:	1421      	asrs	r1, r4, #16
 801083e:	e7e0      	b.n	8010802 <__mdiff+0xca>
 8010840:	3f01      	subs	r7, #1
 8010842:	e7ea      	b.n	801081a <__mdiff+0xe2>
 8010844:	08011723 	.word	0x08011723
 8010848:	08011794 	.word	0x08011794

0801084c <__d2b>:
 801084c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010850:	4689      	mov	r9, r1
 8010852:	2101      	movs	r1, #1
 8010854:	ec57 6b10 	vmov	r6, r7, d0
 8010858:	4690      	mov	r8, r2
 801085a:	f7ff fccf 	bl	80101fc <_Balloc>
 801085e:	4604      	mov	r4, r0
 8010860:	b930      	cbnz	r0, 8010870 <__d2b+0x24>
 8010862:	4602      	mov	r2, r0
 8010864:	4b25      	ldr	r3, [pc, #148]	; (80108fc <__d2b+0xb0>)
 8010866:	4826      	ldr	r0, [pc, #152]	; (8010900 <__d2b+0xb4>)
 8010868:	f240 310a 	movw	r1, #778	; 0x30a
 801086c:	f000 fca4 	bl	80111b8 <__assert_func>
 8010870:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010874:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010878:	bb35      	cbnz	r5, 80108c8 <__d2b+0x7c>
 801087a:	2e00      	cmp	r6, #0
 801087c:	9301      	str	r3, [sp, #4]
 801087e:	d028      	beq.n	80108d2 <__d2b+0x86>
 8010880:	4668      	mov	r0, sp
 8010882:	9600      	str	r6, [sp, #0]
 8010884:	f7ff fd82 	bl	801038c <__lo0bits>
 8010888:	9900      	ldr	r1, [sp, #0]
 801088a:	b300      	cbz	r0, 80108ce <__d2b+0x82>
 801088c:	9a01      	ldr	r2, [sp, #4]
 801088e:	f1c0 0320 	rsb	r3, r0, #32
 8010892:	fa02 f303 	lsl.w	r3, r2, r3
 8010896:	430b      	orrs	r3, r1
 8010898:	40c2      	lsrs	r2, r0
 801089a:	6163      	str	r3, [r4, #20]
 801089c:	9201      	str	r2, [sp, #4]
 801089e:	9b01      	ldr	r3, [sp, #4]
 80108a0:	61a3      	str	r3, [r4, #24]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	bf14      	ite	ne
 80108a6:	2202      	movne	r2, #2
 80108a8:	2201      	moveq	r2, #1
 80108aa:	6122      	str	r2, [r4, #16]
 80108ac:	b1d5      	cbz	r5, 80108e4 <__d2b+0x98>
 80108ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80108b2:	4405      	add	r5, r0
 80108b4:	f8c9 5000 	str.w	r5, [r9]
 80108b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80108bc:	f8c8 0000 	str.w	r0, [r8]
 80108c0:	4620      	mov	r0, r4
 80108c2:	b003      	add	sp, #12
 80108c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80108cc:	e7d5      	b.n	801087a <__d2b+0x2e>
 80108ce:	6161      	str	r1, [r4, #20]
 80108d0:	e7e5      	b.n	801089e <__d2b+0x52>
 80108d2:	a801      	add	r0, sp, #4
 80108d4:	f7ff fd5a 	bl	801038c <__lo0bits>
 80108d8:	9b01      	ldr	r3, [sp, #4]
 80108da:	6163      	str	r3, [r4, #20]
 80108dc:	2201      	movs	r2, #1
 80108de:	6122      	str	r2, [r4, #16]
 80108e0:	3020      	adds	r0, #32
 80108e2:	e7e3      	b.n	80108ac <__d2b+0x60>
 80108e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80108e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80108ec:	f8c9 0000 	str.w	r0, [r9]
 80108f0:	6918      	ldr	r0, [r3, #16]
 80108f2:	f7ff fd2b 	bl	801034c <__hi0bits>
 80108f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80108fa:	e7df      	b.n	80108bc <__d2b+0x70>
 80108fc:	08011723 	.word	0x08011723
 8010900:	08011794 	.word	0x08011794

08010904 <_calloc_r>:
 8010904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010906:	fba1 2402 	umull	r2, r4, r1, r2
 801090a:	b94c      	cbnz	r4, 8010920 <_calloc_r+0x1c>
 801090c:	4611      	mov	r1, r2
 801090e:	9201      	str	r2, [sp, #4]
 8010910:	f000 f87a 	bl	8010a08 <_malloc_r>
 8010914:	9a01      	ldr	r2, [sp, #4]
 8010916:	4605      	mov	r5, r0
 8010918:	b930      	cbnz	r0, 8010928 <_calloc_r+0x24>
 801091a:	4628      	mov	r0, r5
 801091c:	b003      	add	sp, #12
 801091e:	bd30      	pop	{r4, r5, pc}
 8010920:	220c      	movs	r2, #12
 8010922:	6002      	str	r2, [r0, #0]
 8010924:	2500      	movs	r5, #0
 8010926:	e7f8      	b.n	801091a <_calloc_r+0x16>
 8010928:	4621      	mov	r1, r4
 801092a:	f7fd fcfd 	bl	800e328 <memset>
 801092e:	e7f4      	b.n	801091a <_calloc_r+0x16>

08010930 <_free_r>:
 8010930:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010932:	2900      	cmp	r1, #0
 8010934:	d044      	beq.n	80109c0 <_free_r+0x90>
 8010936:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801093a:	9001      	str	r0, [sp, #4]
 801093c:	2b00      	cmp	r3, #0
 801093e:	f1a1 0404 	sub.w	r4, r1, #4
 8010942:	bfb8      	it	lt
 8010944:	18e4      	addlt	r4, r4, r3
 8010946:	f000 fcd7 	bl	80112f8 <__malloc_lock>
 801094a:	4a1e      	ldr	r2, [pc, #120]	; (80109c4 <_free_r+0x94>)
 801094c:	9801      	ldr	r0, [sp, #4]
 801094e:	6813      	ldr	r3, [r2, #0]
 8010950:	b933      	cbnz	r3, 8010960 <_free_r+0x30>
 8010952:	6063      	str	r3, [r4, #4]
 8010954:	6014      	str	r4, [r2, #0]
 8010956:	b003      	add	sp, #12
 8010958:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801095c:	f000 bcd2 	b.w	8011304 <__malloc_unlock>
 8010960:	42a3      	cmp	r3, r4
 8010962:	d908      	bls.n	8010976 <_free_r+0x46>
 8010964:	6825      	ldr	r5, [r4, #0]
 8010966:	1961      	adds	r1, r4, r5
 8010968:	428b      	cmp	r3, r1
 801096a:	bf01      	itttt	eq
 801096c:	6819      	ldreq	r1, [r3, #0]
 801096e:	685b      	ldreq	r3, [r3, #4]
 8010970:	1949      	addeq	r1, r1, r5
 8010972:	6021      	streq	r1, [r4, #0]
 8010974:	e7ed      	b.n	8010952 <_free_r+0x22>
 8010976:	461a      	mov	r2, r3
 8010978:	685b      	ldr	r3, [r3, #4]
 801097a:	b10b      	cbz	r3, 8010980 <_free_r+0x50>
 801097c:	42a3      	cmp	r3, r4
 801097e:	d9fa      	bls.n	8010976 <_free_r+0x46>
 8010980:	6811      	ldr	r1, [r2, #0]
 8010982:	1855      	adds	r5, r2, r1
 8010984:	42a5      	cmp	r5, r4
 8010986:	d10b      	bne.n	80109a0 <_free_r+0x70>
 8010988:	6824      	ldr	r4, [r4, #0]
 801098a:	4421      	add	r1, r4
 801098c:	1854      	adds	r4, r2, r1
 801098e:	42a3      	cmp	r3, r4
 8010990:	6011      	str	r1, [r2, #0]
 8010992:	d1e0      	bne.n	8010956 <_free_r+0x26>
 8010994:	681c      	ldr	r4, [r3, #0]
 8010996:	685b      	ldr	r3, [r3, #4]
 8010998:	6053      	str	r3, [r2, #4]
 801099a:	4421      	add	r1, r4
 801099c:	6011      	str	r1, [r2, #0]
 801099e:	e7da      	b.n	8010956 <_free_r+0x26>
 80109a0:	d902      	bls.n	80109a8 <_free_r+0x78>
 80109a2:	230c      	movs	r3, #12
 80109a4:	6003      	str	r3, [r0, #0]
 80109a6:	e7d6      	b.n	8010956 <_free_r+0x26>
 80109a8:	6825      	ldr	r5, [r4, #0]
 80109aa:	1961      	adds	r1, r4, r5
 80109ac:	428b      	cmp	r3, r1
 80109ae:	bf04      	itt	eq
 80109b0:	6819      	ldreq	r1, [r3, #0]
 80109b2:	685b      	ldreq	r3, [r3, #4]
 80109b4:	6063      	str	r3, [r4, #4]
 80109b6:	bf04      	itt	eq
 80109b8:	1949      	addeq	r1, r1, r5
 80109ba:	6021      	streq	r1, [r4, #0]
 80109bc:	6054      	str	r4, [r2, #4]
 80109be:	e7ca      	b.n	8010956 <_free_r+0x26>
 80109c0:	b003      	add	sp, #12
 80109c2:	bd30      	pop	{r4, r5, pc}
 80109c4:	20001440 	.word	0x20001440

080109c8 <sbrk_aligned>:
 80109c8:	b570      	push	{r4, r5, r6, lr}
 80109ca:	4e0e      	ldr	r6, [pc, #56]	; (8010a04 <sbrk_aligned+0x3c>)
 80109cc:	460c      	mov	r4, r1
 80109ce:	6831      	ldr	r1, [r6, #0]
 80109d0:	4605      	mov	r5, r0
 80109d2:	b911      	cbnz	r1, 80109da <sbrk_aligned+0x12>
 80109d4:	f000 fb8a 	bl	80110ec <_sbrk_r>
 80109d8:	6030      	str	r0, [r6, #0]
 80109da:	4621      	mov	r1, r4
 80109dc:	4628      	mov	r0, r5
 80109de:	f000 fb85 	bl	80110ec <_sbrk_r>
 80109e2:	1c43      	adds	r3, r0, #1
 80109e4:	d00a      	beq.n	80109fc <sbrk_aligned+0x34>
 80109e6:	1cc4      	adds	r4, r0, #3
 80109e8:	f024 0403 	bic.w	r4, r4, #3
 80109ec:	42a0      	cmp	r0, r4
 80109ee:	d007      	beq.n	8010a00 <sbrk_aligned+0x38>
 80109f0:	1a21      	subs	r1, r4, r0
 80109f2:	4628      	mov	r0, r5
 80109f4:	f000 fb7a 	bl	80110ec <_sbrk_r>
 80109f8:	3001      	adds	r0, #1
 80109fa:	d101      	bne.n	8010a00 <sbrk_aligned+0x38>
 80109fc:	f04f 34ff 	mov.w	r4, #4294967295
 8010a00:	4620      	mov	r0, r4
 8010a02:	bd70      	pop	{r4, r5, r6, pc}
 8010a04:	20001444 	.word	0x20001444

08010a08 <_malloc_r>:
 8010a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a0c:	1ccd      	adds	r5, r1, #3
 8010a0e:	f025 0503 	bic.w	r5, r5, #3
 8010a12:	3508      	adds	r5, #8
 8010a14:	2d0c      	cmp	r5, #12
 8010a16:	bf38      	it	cc
 8010a18:	250c      	movcc	r5, #12
 8010a1a:	2d00      	cmp	r5, #0
 8010a1c:	4607      	mov	r7, r0
 8010a1e:	db01      	blt.n	8010a24 <_malloc_r+0x1c>
 8010a20:	42a9      	cmp	r1, r5
 8010a22:	d905      	bls.n	8010a30 <_malloc_r+0x28>
 8010a24:	230c      	movs	r3, #12
 8010a26:	603b      	str	r3, [r7, #0]
 8010a28:	2600      	movs	r6, #0
 8010a2a:	4630      	mov	r0, r6
 8010a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a30:	4e2e      	ldr	r6, [pc, #184]	; (8010aec <_malloc_r+0xe4>)
 8010a32:	f000 fc61 	bl	80112f8 <__malloc_lock>
 8010a36:	6833      	ldr	r3, [r6, #0]
 8010a38:	461c      	mov	r4, r3
 8010a3a:	bb34      	cbnz	r4, 8010a8a <_malloc_r+0x82>
 8010a3c:	4629      	mov	r1, r5
 8010a3e:	4638      	mov	r0, r7
 8010a40:	f7ff ffc2 	bl	80109c8 <sbrk_aligned>
 8010a44:	1c43      	adds	r3, r0, #1
 8010a46:	4604      	mov	r4, r0
 8010a48:	d14d      	bne.n	8010ae6 <_malloc_r+0xde>
 8010a4a:	6834      	ldr	r4, [r6, #0]
 8010a4c:	4626      	mov	r6, r4
 8010a4e:	2e00      	cmp	r6, #0
 8010a50:	d140      	bne.n	8010ad4 <_malloc_r+0xcc>
 8010a52:	6823      	ldr	r3, [r4, #0]
 8010a54:	4631      	mov	r1, r6
 8010a56:	4638      	mov	r0, r7
 8010a58:	eb04 0803 	add.w	r8, r4, r3
 8010a5c:	f000 fb46 	bl	80110ec <_sbrk_r>
 8010a60:	4580      	cmp	r8, r0
 8010a62:	d13a      	bne.n	8010ada <_malloc_r+0xd2>
 8010a64:	6821      	ldr	r1, [r4, #0]
 8010a66:	3503      	adds	r5, #3
 8010a68:	1a6d      	subs	r5, r5, r1
 8010a6a:	f025 0503 	bic.w	r5, r5, #3
 8010a6e:	3508      	adds	r5, #8
 8010a70:	2d0c      	cmp	r5, #12
 8010a72:	bf38      	it	cc
 8010a74:	250c      	movcc	r5, #12
 8010a76:	4629      	mov	r1, r5
 8010a78:	4638      	mov	r0, r7
 8010a7a:	f7ff ffa5 	bl	80109c8 <sbrk_aligned>
 8010a7e:	3001      	adds	r0, #1
 8010a80:	d02b      	beq.n	8010ada <_malloc_r+0xd2>
 8010a82:	6823      	ldr	r3, [r4, #0]
 8010a84:	442b      	add	r3, r5
 8010a86:	6023      	str	r3, [r4, #0]
 8010a88:	e00e      	b.n	8010aa8 <_malloc_r+0xa0>
 8010a8a:	6822      	ldr	r2, [r4, #0]
 8010a8c:	1b52      	subs	r2, r2, r5
 8010a8e:	d41e      	bmi.n	8010ace <_malloc_r+0xc6>
 8010a90:	2a0b      	cmp	r2, #11
 8010a92:	d916      	bls.n	8010ac2 <_malloc_r+0xba>
 8010a94:	1961      	adds	r1, r4, r5
 8010a96:	42a3      	cmp	r3, r4
 8010a98:	6025      	str	r5, [r4, #0]
 8010a9a:	bf18      	it	ne
 8010a9c:	6059      	strne	r1, [r3, #4]
 8010a9e:	6863      	ldr	r3, [r4, #4]
 8010aa0:	bf08      	it	eq
 8010aa2:	6031      	streq	r1, [r6, #0]
 8010aa4:	5162      	str	r2, [r4, r5]
 8010aa6:	604b      	str	r3, [r1, #4]
 8010aa8:	4638      	mov	r0, r7
 8010aaa:	f104 060b 	add.w	r6, r4, #11
 8010aae:	f000 fc29 	bl	8011304 <__malloc_unlock>
 8010ab2:	f026 0607 	bic.w	r6, r6, #7
 8010ab6:	1d23      	adds	r3, r4, #4
 8010ab8:	1af2      	subs	r2, r6, r3
 8010aba:	d0b6      	beq.n	8010a2a <_malloc_r+0x22>
 8010abc:	1b9b      	subs	r3, r3, r6
 8010abe:	50a3      	str	r3, [r4, r2]
 8010ac0:	e7b3      	b.n	8010a2a <_malloc_r+0x22>
 8010ac2:	6862      	ldr	r2, [r4, #4]
 8010ac4:	42a3      	cmp	r3, r4
 8010ac6:	bf0c      	ite	eq
 8010ac8:	6032      	streq	r2, [r6, #0]
 8010aca:	605a      	strne	r2, [r3, #4]
 8010acc:	e7ec      	b.n	8010aa8 <_malloc_r+0xa0>
 8010ace:	4623      	mov	r3, r4
 8010ad0:	6864      	ldr	r4, [r4, #4]
 8010ad2:	e7b2      	b.n	8010a3a <_malloc_r+0x32>
 8010ad4:	4634      	mov	r4, r6
 8010ad6:	6876      	ldr	r6, [r6, #4]
 8010ad8:	e7b9      	b.n	8010a4e <_malloc_r+0x46>
 8010ada:	230c      	movs	r3, #12
 8010adc:	603b      	str	r3, [r7, #0]
 8010ade:	4638      	mov	r0, r7
 8010ae0:	f000 fc10 	bl	8011304 <__malloc_unlock>
 8010ae4:	e7a1      	b.n	8010a2a <_malloc_r+0x22>
 8010ae6:	6025      	str	r5, [r4, #0]
 8010ae8:	e7de      	b.n	8010aa8 <_malloc_r+0xa0>
 8010aea:	bf00      	nop
 8010aec:	20001440 	.word	0x20001440

08010af0 <__ssputs_r>:
 8010af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010af4:	688e      	ldr	r6, [r1, #8]
 8010af6:	429e      	cmp	r6, r3
 8010af8:	4682      	mov	sl, r0
 8010afa:	460c      	mov	r4, r1
 8010afc:	4690      	mov	r8, r2
 8010afe:	461f      	mov	r7, r3
 8010b00:	d838      	bhi.n	8010b74 <__ssputs_r+0x84>
 8010b02:	898a      	ldrh	r2, [r1, #12]
 8010b04:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010b08:	d032      	beq.n	8010b70 <__ssputs_r+0x80>
 8010b0a:	6825      	ldr	r5, [r4, #0]
 8010b0c:	6909      	ldr	r1, [r1, #16]
 8010b0e:	eba5 0901 	sub.w	r9, r5, r1
 8010b12:	6965      	ldr	r5, [r4, #20]
 8010b14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010b18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010b1c:	3301      	adds	r3, #1
 8010b1e:	444b      	add	r3, r9
 8010b20:	106d      	asrs	r5, r5, #1
 8010b22:	429d      	cmp	r5, r3
 8010b24:	bf38      	it	cc
 8010b26:	461d      	movcc	r5, r3
 8010b28:	0553      	lsls	r3, r2, #21
 8010b2a:	d531      	bpl.n	8010b90 <__ssputs_r+0xa0>
 8010b2c:	4629      	mov	r1, r5
 8010b2e:	f7ff ff6b 	bl	8010a08 <_malloc_r>
 8010b32:	4606      	mov	r6, r0
 8010b34:	b950      	cbnz	r0, 8010b4c <__ssputs_r+0x5c>
 8010b36:	230c      	movs	r3, #12
 8010b38:	f8ca 3000 	str.w	r3, [sl]
 8010b3c:	89a3      	ldrh	r3, [r4, #12]
 8010b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b42:	81a3      	strh	r3, [r4, #12]
 8010b44:	f04f 30ff 	mov.w	r0, #4294967295
 8010b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b4c:	6921      	ldr	r1, [r4, #16]
 8010b4e:	464a      	mov	r2, r9
 8010b50:	f7fd fbdc 	bl	800e30c <memcpy>
 8010b54:	89a3      	ldrh	r3, [r4, #12]
 8010b56:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b5e:	81a3      	strh	r3, [r4, #12]
 8010b60:	6126      	str	r6, [r4, #16]
 8010b62:	6165      	str	r5, [r4, #20]
 8010b64:	444e      	add	r6, r9
 8010b66:	eba5 0509 	sub.w	r5, r5, r9
 8010b6a:	6026      	str	r6, [r4, #0]
 8010b6c:	60a5      	str	r5, [r4, #8]
 8010b6e:	463e      	mov	r6, r7
 8010b70:	42be      	cmp	r6, r7
 8010b72:	d900      	bls.n	8010b76 <__ssputs_r+0x86>
 8010b74:	463e      	mov	r6, r7
 8010b76:	6820      	ldr	r0, [r4, #0]
 8010b78:	4632      	mov	r2, r6
 8010b7a:	4641      	mov	r1, r8
 8010b7c:	f000 fba2 	bl	80112c4 <memmove>
 8010b80:	68a3      	ldr	r3, [r4, #8]
 8010b82:	1b9b      	subs	r3, r3, r6
 8010b84:	60a3      	str	r3, [r4, #8]
 8010b86:	6823      	ldr	r3, [r4, #0]
 8010b88:	4433      	add	r3, r6
 8010b8a:	6023      	str	r3, [r4, #0]
 8010b8c:	2000      	movs	r0, #0
 8010b8e:	e7db      	b.n	8010b48 <__ssputs_r+0x58>
 8010b90:	462a      	mov	r2, r5
 8010b92:	f000 fbbd 	bl	8011310 <_realloc_r>
 8010b96:	4606      	mov	r6, r0
 8010b98:	2800      	cmp	r0, #0
 8010b9a:	d1e1      	bne.n	8010b60 <__ssputs_r+0x70>
 8010b9c:	6921      	ldr	r1, [r4, #16]
 8010b9e:	4650      	mov	r0, sl
 8010ba0:	f7ff fec6 	bl	8010930 <_free_r>
 8010ba4:	e7c7      	b.n	8010b36 <__ssputs_r+0x46>
	...

08010ba8 <_svfiprintf_r>:
 8010ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bac:	4698      	mov	r8, r3
 8010bae:	898b      	ldrh	r3, [r1, #12]
 8010bb0:	061b      	lsls	r3, r3, #24
 8010bb2:	b09d      	sub	sp, #116	; 0x74
 8010bb4:	4607      	mov	r7, r0
 8010bb6:	460d      	mov	r5, r1
 8010bb8:	4614      	mov	r4, r2
 8010bba:	d50e      	bpl.n	8010bda <_svfiprintf_r+0x32>
 8010bbc:	690b      	ldr	r3, [r1, #16]
 8010bbe:	b963      	cbnz	r3, 8010bda <_svfiprintf_r+0x32>
 8010bc0:	2140      	movs	r1, #64	; 0x40
 8010bc2:	f7ff ff21 	bl	8010a08 <_malloc_r>
 8010bc6:	6028      	str	r0, [r5, #0]
 8010bc8:	6128      	str	r0, [r5, #16]
 8010bca:	b920      	cbnz	r0, 8010bd6 <_svfiprintf_r+0x2e>
 8010bcc:	230c      	movs	r3, #12
 8010bce:	603b      	str	r3, [r7, #0]
 8010bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8010bd4:	e0d1      	b.n	8010d7a <_svfiprintf_r+0x1d2>
 8010bd6:	2340      	movs	r3, #64	; 0x40
 8010bd8:	616b      	str	r3, [r5, #20]
 8010bda:	2300      	movs	r3, #0
 8010bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8010bde:	2320      	movs	r3, #32
 8010be0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010be4:	f8cd 800c 	str.w	r8, [sp, #12]
 8010be8:	2330      	movs	r3, #48	; 0x30
 8010bea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010d94 <_svfiprintf_r+0x1ec>
 8010bee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010bf2:	f04f 0901 	mov.w	r9, #1
 8010bf6:	4623      	mov	r3, r4
 8010bf8:	469a      	mov	sl, r3
 8010bfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010bfe:	b10a      	cbz	r2, 8010c04 <_svfiprintf_r+0x5c>
 8010c00:	2a25      	cmp	r2, #37	; 0x25
 8010c02:	d1f9      	bne.n	8010bf8 <_svfiprintf_r+0x50>
 8010c04:	ebba 0b04 	subs.w	fp, sl, r4
 8010c08:	d00b      	beq.n	8010c22 <_svfiprintf_r+0x7a>
 8010c0a:	465b      	mov	r3, fp
 8010c0c:	4622      	mov	r2, r4
 8010c0e:	4629      	mov	r1, r5
 8010c10:	4638      	mov	r0, r7
 8010c12:	f7ff ff6d 	bl	8010af0 <__ssputs_r>
 8010c16:	3001      	adds	r0, #1
 8010c18:	f000 80aa 	beq.w	8010d70 <_svfiprintf_r+0x1c8>
 8010c1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010c1e:	445a      	add	r2, fp
 8010c20:	9209      	str	r2, [sp, #36]	; 0x24
 8010c22:	f89a 3000 	ldrb.w	r3, [sl]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	f000 80a2 	beq.w	8010d70 <_svfiprintf_r+0x1c8>
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8010c32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c36:	f10a 0a01 	add.w	sl, sl, #1
 8010c3a:	9304      	str	r3, [sp, #16]
 8010c3c:	9307      	str	r3, [sp, #28]
 8010c3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010c42:	931a      	str	r3, [sp, #104]	; 0x68
 8010c44:	4654      	mov	r4, sl
 8010c46:	2205      	movs	r2, #5
 8010c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c4c:	4851      	ldr	r0, [pc, #324]	; (8010d94 <_svfiprintf_r+0x1ec>)
 8010c4e:	f7ef fac7 	bl	80001e0 <memchr>
 8010c52:	9a04      	ldr	r2, [sp, #16]
 8010c54:	b9d8      	cbnz	r0, 8010c8e <_svfiprintf_r+0xe6>
 8010c56:	06d0      	lsls	r0, r2, #27
 8010c58:	bf44      	itt	mi
 8010c5a:	2320      	movmi	r3, #32
 8010c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c60:	0711      	lsls	r1, r2, #28
 8010c62:	bf44      	itt	mi
 8010c64:	232b      	movmi	r3, #43	; 0x2b
 8010c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8010c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8010c70:	d015      	beq.n	8010c9e <_svfiprintf_r+0xf6>
 8010c72:	9a07      	ldr	r2, [sp, #28]
 8010c74:	4654      	mov	r4, sl
 8010c76:	2000      	movs	r0, #0
 8010c78:	f04f 0c0a 	mov.w	ip, #10
 8010c7c:	4621      	mov	r1, r4
 8010c7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c82:	3b30      	subs	r3, #48	; 0x30
 8010c84:	2b09      	cmp	r3, #9
 8010c86:	d94e      	bls.n	8010d26 <_svfiprintf_r+0x17e>
 8010c88:	b1b0      	cbz	r0, 8010cb8 <_svfiprintf_r+0x110>
 8010c8a:	9207      	str	r2, [sp, #28]
 8010c8c:	e014      	b.n	8010cb8 <_svfiprintf_r+0x110>
 8010c8e:	eba0 0308 	sub.w	r3, r0, r8
 8010c92:	fa09 f303 	lsl.w	r3, r9, r3
 8010c96:	4313      	orrs	r3, r2
 8010c98:	9304      	str	r3, [sp, #16]
 8010c9a:	46a2      	mov	sl, r4
 8010c9c:	e7d2      	b.n	8010c44 <_svfiprintf_r+0x9c>
 8010c9e:	9b03      	ldr	r3, [sp, #12]
 8010ca0:	1d19      	adds	r1, r3, #4
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	9103      	str	r1, [sp, #12]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	bfbb      	ittet	lt
 8010caa:	425b      	neglt	r3, r3
 8010cac:	f042 0202 	orrlt.w	r2, r2, #2
 8010cb0:	9307      	strge	r3, [sp, #28]
 8010cb2:	9307      	strlt	r3, [sp, #28]
 8010cb4:	bfb8      	it	lt
 8010cb6:	9204      	strlt	r2, [sp, #16]
 8010cb8:	7823      	ldrb	r3, [r4, #0]
 8010cba:	2b2e      	cmp	r3, #46	; 0x2e
 8010cbc:	d10c      	bne.n	8010cd8 <_svfiprintf_r+0x130>
 8010cbe:	7863      	ldrb	r3, [r4, #1]
 8010cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8010cc2:	d135      	bne.n	8010d30 <_svfiprintf_r+0x188>
 8010cc4:	9b03      	ldr	r3, [sp, #12]
 8010cc6:	1d1a      	adds	r2, r3, #4
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	9203      	str	r2, [sp, #12]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	bfb8      	it	lt
 8010cd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8010cd4:	3402      	adds	r4, #2
 8010cd6:	9305      	str	r3, [sp, #20]
 8010cd8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010da4 <_svfiprintf_r+0x1fc>
 8010cdc:	7821      	ldrb	r1, [r4, #0]
 8010cde:	2203      	movs	r2, #3
 8010ce0:	4650      	mov	r0, sl
 8010ce2:	f7ef fa7d 	bl	80001e0 <memchr>
 8010ce6:	b140      	cbz	r0, 8010cfa <_svfiprintf_r+0x152>
 8010ce8:	2340      	movs	r3, #64	; 0x40
 8010cea:	eba0 000a 	sub.w	r0, r0, sl
 8010cee:	fa03 f000 	lsl.w	r0, r3, r0
 8010cf2:	9b04      	ldr	r3, [sp, #16]
 8010cf4:	4303      	orrs	r3, r0
 8010cf6:	3401      	adds	r4, #1
 8010cf8:	9304      	str	r3, [sp, #16]
 8010cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cfe:	4826      	ldr	r0, [pc, #152]	; (8010d98 <_svfiprintf_r+0x1f0>)
 8010d00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010d04:	2206      	movs	r2, #6
 8010d06:	f7ef fa6b 	bl	80001e0 <memchr>
 8010d0a:	2800      	cmp	r0, #0
 8010d0c:	d038      	beq.n	8010d80 <_svfiprintf_r+0x1d8>
 8010d0e:	4b23      	ldr	r3, [pc, #140]	; (8010d9c <_svfiprintf_r+0x1f4>)
 8010d10:	bb1b      	cbnz	r3, 8010d5a <_svfiprintf_r+0x1b2>
 8010d12:	9b03      	ldr	r3, [sp, #12]
 8010d14:	3307      	adds	r3, #7
 8010d16:	f023 0307 	bic.w	r3, r3, #7
 8010d1a:	3308      	adds	r3, #8
 8010d1c:	9303      	str	r3, [sp, #12]
 8010d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d20:	4433      	add	r3, r6
 8010d22:	9309      	str	r3, [sp, #36]	; 0x24
 8010d24:	e767      	b.n	8010bf6 <_svfiprintf_r+0x4e>
 8010d26:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d2a:	460c      	mov	r4, r1
 8010d2c:	2001      	movs	r0, #1
 8010d2e:	e7a5      	b.n	8010c7c <_svfiprintf_r+0xd4>
 8010d30:	2300      	movs	r3, #0
 8010d32:	3401      	adds	r4, #1
 8010d34:	9305      	str	r3, [sp, #20]
 8010d36:	4619      	mov	r1, r3
 8010d38:	f04f 0c0a 	mov.w	ip, #10
 8010d3c:	4620      	mov	r0, r4
 8010d3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d42:	3a30      	subs	r2, #48	; 0x30
 8010d44:	2a09      	cmp	r2, #9
 8010d46:	d903      	bls.n	8010d50 <_svfiprintf_r+0x1a8>
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d0c5      	beq.n	8010cd8 <_svfiprintf_r+0x130>
 8010d4c:	9105      	str	r1, [sp, #20]
 8010d4e:	e7c3      	b.n	8010cd8 <_svfiprintf_r+0x130>
 8010d50:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d54:	4604      	mov	r4, r0
 8010d56:	2301      	movs	r3, #1
 8010d58:	e7f0      	b.n	8010d3c <_svfiprintf_r+0x194>
 8010d5a:	ab03      	add	r3, sp, #12
 8010d5c:	9300      	str	r3, [sp, #0]
 8010d5e:	462a      	mov	r2, r5
 8010d60:	4b0f      	ldr	r3, [pc, #60]	; (8010da0 <_svfiprintf_r+0x1f8>)
 8010d62:	a904      	add	r1, sp, #16
 8010d64:	4638      	mov	r0, r7
 8010d66:	f7fd fb87 	bl	800e478 <_printf_float>
 8010d6a:	1c42      	adds	r2, r0, #1
 8010d6c:	4606      	mov	r6, r0
 8010d6e:	d1d6      	bne.n	8010d1e <_svfiprintf_r+0x176>
 8010d70:	89ab      	ldrh	r3, [r5, #12]
 8010d72:	065b      	lsls	r3, r3, #25
 8010d74:	f53f af2c 	bmi.w	8010bd0 <_svfiprintf_r+0x28>
 8010d78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010d7a:	b01d      	add	sp, #116	; 0x74
 8010d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d80:	ab03      	add	r3, sp, #12
 8010d82:	9300      	str	r3, [sp, #0]
 8010d84:	462a      	mov	r2, r5
 8010d86:	4b06      	ldr	r3, [pc, #24]	; (8010da0 <_svfiprintf_r+0x1f8>)
 8010d88:	a904      	add	r1, sp, #16
 8010d8a:	4638      	mov	r0, r7
 8010d8c:	f7fd fe18 	bl	800e9c0 <_printf_i>
 8010d90:	e7eb      	b.n	8010d6a <_svfiprintf_r+0x1c2>
 8010d92:	bf00      	nop
 8010d94:	080118ec 	.word	0x080118ec
 8010d98:	080118f6 	.word	0x080118f6
 8010d9c:	0800e479 	.word	0x0800e479
 8010da0:	08010af1 	.word	0x08010af1
 8010da4:	080118f2 	.word	0x080118f2

08010da8 <__sfputc_r>:
 8010da8:	6893      	ldr	r3, [r2, #8]
 8010daa:	3b01      	subs	r3, #1
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	b410      	push	{r4}
 8010db0:	6093      	str	r3, [r2, #8]
 8010db2:	da08      	bge.n	8010dc6 <__sfputc_r+0x1e>
 8010db4:	6994      	ldr	r4, [r2, #24]
 8010db6:	42a3      	cmp	r3, r4
 8010db8:	db01      	blt.n	8010dbe <__sfputc_r+0x16>
 8010dba:	290a      	cmp	r1, #10
 8010dbc:	d103      	bne.n	8010dc6 <__sfputc_r+0x1e>
 8010dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dc2:	f7fe b8b5 	b.w	800ef30 <__swbuf_r>
 8010dc6:	6813      	ldr	r3, [r2, #0]
 8010dc8:	1c58      	adds	r0, r3, #1
 8010dca:	6010      	str	r0, [r2, #0]
 8010dcc:	7019      	strb	r1, [r3, #0]
 8010dce:	4608      	mov	r0, r1
 8010dd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dd4:	4770      	bx	lr

08010dd6 <__sfputs_r>:
 8010dd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dd8:	4606      	mov	r6, r0
 8010dda:	460f      	mov	r7, r1
 8010ddc:	4614      	mov	r4, r2
 8010dde:	18d5      	adds	r5, r2, r3
 8010de0:	42ac      	cmp	r4, r5
 8010de2:	d101      	bne.n	8010de8 <__sfputs_r+0x12>
 8010de4:	2000      	movs	r0, #0
 8010de6:	e007      	b.n	8010df8 <__sfputs_r+0x22>
 8010de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dec:	463a      	mov	r2, r7
 8010dee:	4630      	mov	r0, r6
 8010df0:	f7ff ffda 	bl	8010da8 <__sfputc_r>
 8010df4:	1c43      	adds	r3, r0, #1
 8010df6:	d1f3      	bne.n	8010de0 <__sfputs_r+0xa>
 8010df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010dfc <_vfiprintf_r>:
 8010dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e00:	460d      	mov	r5, r1
 8010e02:	b09d      	sub	sp, #116	; 0x74
 8010e04:	4614      	mov	r4, r2
 8010e06:	4698      	mov	r8, r3
 8010e08:	4606      	mov	r6, r0
 8010e0a:	b118      	cbz	r0, 8010e14 <_vfiprintf_r+0x18>
 8010e0c:	6983      	ldr	r3, [r0, #24]
 8010e0e:	b90b      	cbnz	r3, 8010e14 <_vfiprintf_r+0x18>
 8010e10:	f7ff f8e2 	bl	800ffd8 <__sinit>
 8010e14:	4b89      	ldr	r3, [pc, #548]	; (801103c <_vfiprintf_r+0x240>)
 8010e16:	429d      	cmp	r5, r3
 8010e18:	d11b      	bne.n	8010e52 <_vfiprintf_r+0x56>
 8010e1a:	6875      	ldr	r5, [r6, #4]
 8010e1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e1e:	07d9      	lsls	r1, r3, #31
 8010e20:	d405      	bmi.n	8010e2e <_vfiprintf_r+0x32>
 8010e22:	89ab      	ldrh	r3, [r5, #12]
 8010e24:	059a      	lsls	r2, r3, #22
 8010e26:	d402      	bmi.n	8010e2e <_vfiprintf_r+0x32>
 8010e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e2a:	f7ff f978 	bl	801011e <__retarget_lock_acquire_recursive>
 8010e2e:	89ab      	ldrh	r3, [r5, #12]
 8010e30:	071b      	lsls	r3, r3, #28
 8010e32:	d501      	bpl.n	8010e38 <_vfiprintf_r+0x3c>
 8010e34:	692b      	ldr	r3, [r5, #16]
 8010e36:	b9eb      	cbnz	r3, 8010e74 <_vfiprintf_r+0x78>
 8010e38:	4629      	mov	r1, r5
 8010e3a:	4630      	mov	r0, r6
 8010e3c:	f7fe f8ca 	bl	800efd4 <__swsetup_r>
 8010e40:	b1c0      	cbz	r0, 8010e74 <_vfiprintf_r+0x78>
 8010e42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e44:	07dc      	lsls	r4, r3, #31
 8010e46:	d50e      	bpl.n	8010e66 <_vfiprintf_r+0x6a>
 8010e48:	f04f 30ff 	mov.w	r0, #4294967295
 8010e4c:	b01d      	add	sp, #116	; 0x74
 8010e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e52:	4b7b      	ldr	r3, [pc, #492]	; (8011040 <_vfiprintf_r+0x244>)
 8010e54:	429d      	cmp	r5, r3
 8010e56:	d101      	bne.n	8010e5c <_vfiprintf_r+0x60>
 8010e58:	68b5      	ldr	r5, [r6, #8]
 8010e5a:	e7df      	b.n	8010e1c <_vfiprintf_r+0x20>
 8010e5c:	4b79      	ldr	r3, [pc, #484]	; (8011044 <_vfiprintf_r+0x248>)
 8010e5e:	429d      	cmp	r5, r3
 8010e60:	bf08      	it	eq
 8010e62:	68f5      	ldreq	r5, [r6, #12]
 8010e64:	e7da      	b.n	8010e1c <_vfiprintf_r+0x20>
 8010e66:	89ab      	ldrh	r3, [r5, #12]
 8010e68:	0598      	lsls	r0, r3, #22
 8010e6a:	d4ed      	bmi.n	8010e48 <_vfiprintf_r+0x4c>
 8010e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e6e:	f7ff f957 	bl	8010120 <__retarget_lock_release_recursive>
 8010e72:	e7e9      	b.n	8010e48 <_vfiprintf_r+0x4c>
 8010e74:	2300      	movs	r3, #0
 8010e76:	9309      	str	r3, [sp, #36]	; 0x24
 8010e78:	2320      	movs	r3, #32
 8010e7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010e7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e82:	2330      	movs	r3, #48	; 0x30
 8010e84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011048 <_vfiprintf_r+0x24c>
 8010e88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010e8c:	f04f 0901 	mov.w	r9, #1
 8010e90:	4623      	mov	r3, r4
 8010e92:	469a      	mov	sl, r3
 8010e94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e98:	b10a      	cbz	r2, 8010e9e <_vfiprintf_r+0xa2>
 8010e9a:	2a25      	cmp	r2, #37	; 0x25
 8010e9c:	d1f9      	bne.n	8010e92 <_vfiprintf_r+0x96>
 8010e9e:	ebba 0b04 	subs.w	fp, sl, r4
 8010ea2:	d00b      	beq.n	8010ebc <_vfiprintf_r+0xc0>
 8010ea4:	465b      	mov	r3, fp
 8010ea6:	4622      	mov	r2, r4
 8010ea8:	4629      	mov	r1, r5
 8010eaa:	4630      	mov	r0, r6
 8010eac:	f7ff ff93 	bl	8010dd6 <__sfputs_r>
 8010eb0:	3001      	adds	r0, #1
 8010eb2:	f000 80aa 	beq.w	801100a <_vfiprintf_r+0x20e>
 8010eb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010eb8:	445a      	add	r2, fp
 8010eba:	9209      	str	r2, [sp, #36]	; 0x24
 8010ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	f000 80a2 	beq.w	801100a <_vfiprintf_r+0x20e>
 8010ec6:	2300      	movs	r3, #0
 8010ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8010ecc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ed0:	f10a 0a01 	add.w	sl, sl, #1
 8010ed4:	9304      	str	r3, [sp, #16]
 8010ed6:	9307      	str	r3, [sp, #28]
 8010ed8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010edc:	931a      	str	r3, [sp, #104]	; 0x68
 8010ede:	4654      	mov	r4, sl
 8010ee0:	2205      	movs	r2, #5
 8010ee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ee6:	4858      	ldr	r0, [pc, #352]	; (8011048 <_vfiprintf_r+0x24c>)
 8010ee8:	f7ef f97a 	bl	80001e0 <memchr>
 8010eec:	9a04      	ldr	r2, [sp, #16]
 8010eee:	b9d8      	cbnz	r0, 8010f28 <_vfiprintf_r+0x12c>
 8010ef0:	06d1      	lsls	r1, r2, #27
 8010ef2:	bf44      	itt	mi
 8010ef4:	2320      	movmi	r3, #32
 8010ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010efa:	0713      	lsls	r3, r2, #28
 8010efc:	bf44      	itt	mi
 8010efe:	232b      	movmi	r3, #43	; 0x2b
 8010f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010f04:	f89a 3000 	ldrb.w	r3, [sl]
 8010f08:	2b2a      	cmp	r3, #42	; 0x2a
 8010f0a:	d015      	beq.n	8010f38 <_vfiprintf_r+0x13c>
 8010f0c:	9a07      	ldr	r2, [sp, #28]
 8010f0e:	4654      	mov	r4, sl
 8010f10:	2000      	movs	r0, #0
 8010f12:	f04f 0c0a 	mov.w	ip, #10
 8010f16:	4621      	mov	r1, r4
 8010f18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f1c:	3b30      	subs	r3, #48	; 0x30
 8010f1e:	2b09      	cmp	r3, #9
 8010f20:	d94e      	bls.n	8010fc0 <_vfiprintf_r+0x1c4>
 8010f22:	b1b0      	cbz	r0, 8010f52 <_vfiprintf_r+0x156>
 8010f24:	9207      	str	r2, [sp, #28]
 8010f26:	e014      	b.n	8010f52 <_vfiprintf_r+0x156>
 8010f28:	eba0 0308 	sub.w	r3, r0, r8
 8010f2c:	fa09 f303 	lsl.w	r3, r9, r3
 8010f30:	4313      	orrs	r3, r2
 8010f32:	9304      	str	r3, [sp, #16]
 8010f34:	46a2      	mov	sl, r4
 8010f36:	e7d2      	b.n	8010ede <_vfiprintf_r+0xe2>
 8010f38:	9b03      	ldr	r3, [sp, #12]
 8010f3a:	1d19      	adds	r1, r3, #4
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	9103      	str	r1, [sp, #12]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	bfbb      	ittet	lt
 8010f44:	425b      	neglt	r3, r3
 8010f46:	f042 0202 	orrlt.w	r2, r2, #2
 8010f4a:	9307      	strge	r3, [sp, #28]
 8010f4c:	9307      	strlt	r3, [sp, #28]
 8010f4e:	bfb8      	it	lt
 8010f50:	9204      	strlt	r2, [sp, #16]
 8010f52:	7823      	ldrb	r3, [r4, #0]
 8010f54:	2b2e      	cmp	r3, #46	; 0x2e
 8010f56:	d10c      	bne.n	8010f72 <_vfiprintf_r+0x176>
 8010f58:	7863      	ldrb	r3, [r4, #1]
 8010f5a:	2b2a      	cmp	r3, #42	; 0x2a
 8010f5c:	d135      	bne.n	8010fca <_vfiprintf_r+0x1ce>
 8010f5e:	9b03      	ldr	r3, [sp, #12]
 8010f60:	1d1a      	adds	r2, r3, #4
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	9203      	str	r2, [sp, #12]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	bfb8      	it	lt
 8010f6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8010f6e:	3402      	adds	r4, #2
 8010f70:	9305      	str	r3, [sp, #20]
 8010f72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011058 <_vfiprintf_r+0x25c>
 8010f76:	7821      	ldrb	r1, [r4, #0]
 8010f78:	2203      	movs	r2, #3
 8010f7a:	4650      	mov	r0, sl
 8010f7c:	f7ef f930 	bl	80001e0 <memchr>
 8010f80:	b140      	cbz	r0, 8010f94 <_vfiprintf_r+0x198>
 8010f82:	2340      	movs	r3, #64	; 0x40
 8010f84:	eba0 000a 	sub.w	r0, r0, sl
 8010f88:	fa03 f000 	lsl.w	r0, r3, r0
 8010f8c:	9b04      	ldr	r3, [sp, #16]
 8010f8e:	4303      	orrs	r3, r0
 8010f90:	3401      	adds	r4, #1
 8010f92:	9304      	str	r3, [sp, #16]
 8010f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f98:	482c      	ldr	r0, [pc, #176]	; (801104c <_vfiprintf_r+0x250>)
 8010f9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010f9e:	2206      	movs	r2, #6
 8010fa0:	f7ef f91e 	bl	80001e0 <memchr>
 8010fa4:	2800      	cmp	r0, #0
 8010fa6:	d03f      	beq.n	8011028 <_vfiprintf_r+0x22c>
 8010fa8:	4b29      	ldr	r3, [pc, #164]	; (8011050 <_vfiprintf_r+0x254>)
 8010faa:	bb1b      	cbnz	r3, 8010ff4 <_vfiprintf_r+0x1f8>
 8010fac:	9b03      	ldr	r3, [sp, #12]
 8010fae:	3307      	adds	r3, #7
 8010fb0:	f023 0307 	bic.w	r3, r3, #7
 8010fb4:	3308      	adds	r3, #8
 8010fb6:	9303      	str	r3, [sp, #12]
 8010fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010fba:	443b      	add	r3, r7
 8010fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8010fbe:	e767      	b.n	8010e90 <_vfiprintf_r+0x94>
 8010fc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8010fc4:	460c      	mov	r4, r1
 8010fc6:	2001      	movs	r0, #1
 8010fc8:	e7a5      	b.n	8010f16 <_vfiprintf_r+0x11a>
 8010fca:	2300      	movs	r3, #0
 8010fcc:	3401      	adds	r4, #1
 8010fce:	9305      	str	r3, [sp, #20]
 8010fd0:	4619      	mov	r1, r3
 8010fd2:	f04f 0c0a 	mov.w	ip, #10
 8010fd6:	4620      	mov	r0, r4
 8010fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fdc:	3a30      	subs	r2, #48	; 0x30
 8010fde:	2a09      	cmp	r2, #9
 8010fe0:	d903      	bls.n	8010fea <_vfiprintf_r+0x1ee>
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d0c5      	beq.n	8010f72 <_vfiprintf_r+0x176>
 8010fe6:	9105      	str	r1, [sp, #20]
 8010fe8:	e7c3      	b.n	8010f72 <_vfiprintf_r+0x176>
 8010fea:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fee:	4604      	mov	r4, r0
 8010ff0:	2301      	movs	r3, #1
 8010ff2:	e7f0      	b.n	8010fd6 <_vfiprintf_r+0x1da>
 8010ff4:	ab03      	add	r3, sp, #12
 8010ff6:	9300      	str	r3, [sp, #0]
 8010ff8:	462a      	mov	r2, r5
 8010ffa:	4b16      	ldr	r3, [pc, #88]	; (8011054 <_vfiprintf_r+0x258>)
 8010ffc:	a904      	add	r1, sp, #16
 8010ffe:	4630      	mov	r0, r6
 8011000:	f7fd fa3a 	bl	800e478 <_printf_float>
 8011004:	4607      	mov	r7, r0
 8011006:	1c78      	adds	r0, r7, #1
 8011008:	d1d6      	bne.n	8010fb8 <_vfiprintf_r+0x1bc>
 801100a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801100c:	07d9      	lsls	r1, r3, #31
 801100e:	d405      	bmi.n	801101c <_vfiprintf_r+0x220>
 8011010:	89ab      	ldrh	r3, [r5, #12]
 8011012:	059a      	lsls	r2, r3, #22
 8011014:	d402      	bmi.n	801101c <_vfiprintf_r+0x220>
 8011016:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011018:	f7ff f882 	bl	8010120 <__retarget_lock_release_recursive>
 801101c:	89ab      	ldrh	r3, [r5, #12]
 801101e:	065b      	lsls	r3, r3, #25
 8011020:	f53f af12 	bmi.w	8010e48 <_vfiprintf_r+0x4c>
 8011024:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011026:	e711      	b.n	8010e4c <_vfiprintf_r+0x50>
 8011028:	ab03      	add	r3, sp, #12
 801102a:	9300      	str	r3, [sp, #0]
 801102c:	462a      	mov	r2, r5
 801102e:	4b09      	ldr	r3, [pc, #36]	; (8011054 <_vfiprintf_r+0x258>)
 8011030:	a904      	add	r1, sp, #16
 8011032:	4630      	mov	r0, r6
 8011034:	f7fd fcc4 	bl	800e9c0 <_printf_i>
 8011038:	e7e4      	b.n	8011004 <_vfiprintf_r+0x208>
 801103a:	bf00      	nop
 801103c:	08011754 	.word	0x08011754
 8011040:	08011774 	.word	0x08011774
 8011044:	08011734 	.word	0x08011734
 8011048:	080118ec 	.word	0x080118ec
 801104c:	080118f6 	.word	0x080118f6
 8011050:	0800e479 	.word	0x0800e479
 8011054:	08010dd7 	.word	0x08010dd7
 8011058:	080118f2 	.word	0x080118f2

0801105c <_putc_r>:
 801105c:	b570      	push	{r4, r5, r6, lr}
 801105e:	460d      	mov	r5, r1
 8011060:	4614      	mov	r4, r2
 8011062:	4606      	mov	r6, r0
 8011064:	b118      	cbz	r0, 801106e <_putc_r+0x12>
 8011066:	6983      	ldr	r3, [r0, #24]
 8011068:	b90b      	cbnz	r3, 801106e <_putc_r+0x12>
 801106a:	f7fe ffb5 	bl	800ffd8 <__sinit>
 801106e:	4b1c      	ldr	r3, [pc, #112]	; (80110e0 <_putc_r+0x84>)
 8011070:	429c      	cmp	r4, r3
 8011072:	d124      	bne.n	80110be <_putc_r+0x62>
 8011074:	6874      	ldr	r4, [r6, #4]
 8011076:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011078:	07d8      	lsls	r0, r3, #31
 801107a:	d405      	bmi.n	8011088 <_putc_r+0x2c>
 801107c:	89a3      	ldrh	r3, [r4, #12]
 801107e:	0599      	lsls	r1, r3, #22
 8011080:	d402      	bmi.n	8011088 <_putc_r+0x2c>
 8011082:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011084:	f7ff f84b 	bl	801011e <__retarget_lock_acquire_recursive>
 8011088:	68a3      	ldr	r3, [r4, #8]
 801108a:	3b01      	subs	r3, #1
 801108c:	2b00      	cmp	r3, #0
 801108e:	60a3      	str	r3, [r4, #8]
 8011090:	da05      	bge.n	801109e <_putc_r+0x42>
 8011092:	69a2      	ldr	r2, [r4, #24]
 8011094:	4293      	cmp	r3, r2
 8011096:	db1c      	blt.n	80110d2 <_putc_r+0x76>
 8011098:	b2eb      	uxtb	r3, r5
 801109a:	2b0a      	cmp	r3, #10
 801109c:	d019      	beq.n	80110d2 <_putc_r+0x76>
 801109e:	6823      	ldr	r3, [r4, #0]
 80110a0:	1c5a      	adds	r2, r3, #1
 80110a2:	6022      	str	r2, [r4, #0]
 80110a4:	701d      	strb	r5, [r3, #0]
 80110a6:	b2ed      	uxtb	r5, r5
 80110a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80110aa:	07da      	lsls	r2, r3, #31
 80110ac:	d405      	bmi.n	80110ba <_putc_r+0x5e>
 80110ae:	89a3      	ldrh	r3, [r4, #12]
 80110b0:	059b      	lsls	r3, r3, #22
 80110b2:	d402      	bmi.n	80110ba <_putc_r+0x5e>
 80110b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80110b6:	f7ff f833 	bl	8010120 <__retarget_lock_release_recursive>
 80110ba:	4628      	mov	r0, r5
 80110bc:	bd70      	pop	{r4, r5, r6, pc}
 80110be:	4b09      	ldr	r3, [pc, #36]	; (80110e4 <_putc_r+0x88>)
 80110c0:	429c      	cmp	r4, r3
 80110c2:	d101      	bne.n	80110c8 <_putc_r+0x6c>
 80110c4:	68b4      	ldr	r4, [r6, #8]
 80110c6:	e7d6      	b.n	8011076 <_putc_r+0x1a>
 80110c8:	4b07      	ldr	r3, [pc, #28]	; (80110e8 <_putc_r+0x8c>)
 80110ca:	429c      	cmp	r4, r3
 80110cc:	bf08      	it	eq
 80110ce:	68f4      	ldreq	r4, [r6, #12]
 80110d0:	e7d1      	b.n	8011076 <_putc_r+0x1a>
 80110d2:	4629      	mov	r1, r5
 80110d4:	4622      	mov	r2, r4
 80110d6:	4630      	mov	r0, r6
 80110d8:	f7fd ff2a 	bl	800ef30 <__swbuf_r>
 80110dc:	4605      	mov	r5, r0
 80110de:	e7e3      	b.n	80110a8 <_putc_r+0x4c>
 80110e0:	08011754 	.word	0x08011754
 80110e4:	08011774 	.word	0x08011774
 80110e8:	08011734 	.word	0x08011734

080110ec <_sbrk_r>:
 80110ec:	b538      	push	{r3, r4, r5, lr}
 80110ee:	4d06      	ldr	r5, [pc, #24]	; (8011108 <_sbrk_r+0x1c>)
 80110f0:	2300      	movs	r3, #0
 80110f2:	4604      	mov	r4, r0
 80110f4:	4608      	mov	r0, r1
 80110f6:	602b      	str	r3, [r5, #0]
 80110f8:	f7f6 fc7e 	bl	80079f8 <_sbrk>
 80110fc:	1c43      	adds	r3, r0, #1
 80110fe:	d102      	bne.n	8011106 <_sbrk_r+0x1a>
 8011100:	682b      	ldr	r3, [r5, #0]
 8011102:	b103      	cbz	r3, 8011106 <_sbrk_r+0x1a>
 8011104:	6023      	str	r3, [r4, #0]
 8011106:	bd38      	pop	{r3, r4, r5, pc}
 8011108:	20001448 	.word	0x20001448

0801110c <__sread>:
 801110c:	b510      	push	{r4, lr}
 801110e:	460c      	mov	r4, r1
 8011110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011114:	f000 f92c 	bl	8011370 <_read_r>
 8011118:	2800      	cmp	r0, #0
 801111a:	bfab      	itete	ge
 801111c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801111e:	89a3      	ldrhlt	r3, [r4, #12]
 8011120:	181b      	addge	r3, r3, r0
 8011122:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011126:	bfac      	ite	ge
 8011128:	6563      	strge	r3, [r4, #84]	; 0x54
 801112a:	81a3      	strhlt	r3, [r4, #12]
 801112c:	bd10      	pop	{r4, pc}

0801112e <__swrite>:
 801112e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011132:	461f      	mov	r7, r3
 8011134:	898b      	ldrh	r3, [r1, #12]
 8011136:	05db      	lsls	r3, r3, #23
 8011138:	4605      	mov	r5, r0
 801113a:	460c      	mov	r4, r1
 801113c:	4616      	mov	r6, r2
 801113e:	d505      	bpl.n	801114c <__swrite+0x1e>
 8011140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011144:	2302      	movs	r3, #2
 8011146:	2200      	movs	r2, #0
 8011148:	f000 f898 	bl	801127c <_lseek_r>
 801114c:	89a3      	ldrh	r3, [r4, #12]
 801114e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011152:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011156:	81a3      	strh	r3, [r4, #12]
 8011158:	4632      	mov	r2, r6
 801115a:	463b      	mov	r3, r7
 801115c:	4628      	mov	r0, r5
 801115e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011162:	f000 b817 	b.w	8011194 <_write_r>

08011166 <__sseek>:
 8011166:	b510      	push	{r4, lr}
 8011168:	460c      	mov	r4, r1
 801116a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801116e:	f000 f885 	bl	801127c <_lseek_r>
 8011172:	1c43      	adds	r3, r0, #1
 8011174:	89a3      	ldrh	r3, [r4, #12]
 8011176:	bf15      	itete	ne
 8011178:	6560      	strne	r0, [r4, #84]	; 0x54
 801117a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801117e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011182:	81a3      	strheq	r3, [r4, #12]
 8011184:	bf18      	it	ne
 8011186:	81a3      	strhne	r3, [r4, #12]
 8011188:	bd10      	pop	{r4, pc}

0801118a <__sclose>:
 801118a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801118e:	f000 b831 	b.w	80111f4 <_close_r>
	...

08011194 <_write_r>:
 8011194:	b538      	push	{r3, r4, r5, lr}
 8011196:	4d07      	ldr	r5, [pc, #28]	; (80111b4 <_write_r+0x20>)
 8011198:	4604      	mov	r4, r0
 801119a:	4608      	mov	r0, r1
 801119c:	4611      	mov	r1, r2
 801119e:	2200      	movs	r2, #0
 80111a0:	602a      	str	r2, [r5, #0]
 80111a2:	461a      	mov	r2, r3
 80111a4:	f7f6 fbd4 	bl	8007950 <_write>
 80111a8:	1c43      	adds	r3, r0, #1
 80111aa:	d102      	bne.n	80111b2 <_write_r+0x1e>
 80111ac:	682b      	ldr	r3, [r5, #0]
 80111ae:	b103      	cbz	r3, 80111b2 <_write_r+0x1e>
 80111b0:	6023      	str	r3, [r4, #0]
 80111b2:	bd38      	pop	{r3, r4, r5, pc}
 80111b4:	20001448 	.word	0x20001448

080111b8 <__assert_func>:
 80111b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80111ba:	4614      	mov	r4, r2
 80111bc:	461a      	mov	r2, r3
 80111be:	4b09      	ldr	r3, [pc, #36]	; (80111e4 <__assert_func+0x2c>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	4605      	mov	r5, r0
 80111c4:	68d8      	ldr	r0, [r3, #12]
 80111c6:	b14c      	cbz	r4, 80111dc <__assert_func+0x24>
 80111c8:	4b07      	ldr	r3, [pc, #28]	; (80111e8 <__assert_func+0x30>)
 80111ca:	9100      	str	r1, [sp, #0]
 80111cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80111d0:	4906      	ldr	r1, [pc, #24]	; (80111ec <__assert_func+0x34>)
 80111d2:	462b      	mov	r3, r5
 80111d4:	f000 f81e 	bl	8011214 <fiprintf>
 80111d8:	f000 f8e9 	bl	80113ae <abort>
 80111dc:	4b04      	ldr	r3, [pc, #16]	; (80111f0 <__assert_func+0x38>)
 80111de:	461c      	mov	r4, r3
 80111e0:	e7f3      	b.n	80111ca <__assert_func+0x12>
 80111e2:	bf00      	nop
 80111e4:	2000000c 	.word	0x2000000c
 80111e8:	080118fd 	.word	0x080118fd
 80111ec:	0801190a 	.word	0x0801190a
 80111f0:	08011938 	.word	0x08011938

080111f4 <_close_r>:
 80111f4:	b538      	push	{r3, r4, r5, lr}
 80111f6:	4d06      	ldr	r5, [pc, #24]	; (8011210 <_close_r+0x1c>)
 80111f8:	2300      	movs	r3, #0
 80111fa:	4604      	mov	r4, r0
 80111fc:	4608      	mov	r0, r1
 80111fe:	602b      	str	r3, [r5, #0]
 8011200:	f7f6 fbc6 	bl	8007990 <_close>
 8011204:	1c43      	adds	r3, r0, #1
 8011206:	d102      	bne.n	801120e <_close_r+0x1a>
 8011208:	682b      	ldr	r3, [r5, #0]
 801120a:	b103      	cbz	r3, 801120e <_close_r+0x1a>
 801120c:	6023      	str	r3, [r4, #0]
 801120e:	bd38      	pop	{r3, r4, r5, pc}
 8011210:	20001448 	.word	0x20001448

08011214 <fiprintf>:
 8011214:	b40e      	push	{r1, r2, r3}
 8011216:	b503      	push	{r0, r1, lr}
 8011218:	4601      	mov	r1, r0
 801121a:	ab03      	add	r3, sp, #12
 801121c:	4805      	ldr	r0, [pc, #20]	; (8011234 <fiprintf+0x20>)
 801121e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011222:	6800      	ldr	r0, [r0, #0]
 8011224:	9301      	str	r3, [sp, #4]
 8011226:	f7ff fde9 	bl	8010dfc <_vfiprintf_r>
 801122a:	b002      	add	sp, #8
 801122c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011230:	b003      	add	sp, #12
 8011232:	4770      	bx	lr
 8011234:	2000000c 	.word	0x2000000c

08011238 <_fstat_r>:
 8011238:	b538      	push	{r3, r4, r5, lr}
 801123a:	4d07      	ldr	r5, [pc, #28]	; (8011258 <_fstat_r+0x20>)
 801123c:	2300      	movs	r3, #0
 801123e:	4604      	mov	r4, r0
 8011240:	4608      	mov	r0, r1
 8011242:	4611      	mov	r1, r2
 8011244:	602b      	str	r3, [r5, #0]
 8011246:	f7f6 fbaf 	bl	80079a8 <_fstat>
 801124a:	1c43      	adds	r3, r0, #1
 801124c:	d102      	bne.n	8011254 <_fstat_r+0x1c>
 801124e:	682b      	ldr	r3, [r5, #0]
 8011250:	b103      	cbz	r3, 8011254 <_fstat_r+0x1c>
 8011252:	6023      	str	r3, [r4, #0]
 8011254:	bd38      	pop	{r3, r4, r5, pc}
 8011256:	bf00      	nop
 8011258:	20001448 	.word	0x20001448

0801125c <_isatty_r>:
 801125c:	b538      	push	{r3, r4, r5, lr}
 801125e:	4d06      	ldr	r5, [pc, #24]	; (8011278 <_isatty_r+0x1c>)
 8011260:	2300      	movs	r3, #0
 8011262:	4604      	mov	r4, r0
 8011264:	4608      	mov	r0, r1
 8011266:	602b      	str	r3, [r5, #0]
 8011268:	f7f6 fbae 	bl	80079c8 <_isatty>
 801126c:	1c43      	adds	r3, r0, #1
 801126e:	d102      	bne.n	8011276 <_isatty_r+0x1a>
 8011270:	682b      	ldr	r3, [r5, #0]
 8011272:	b103      	cbz	r3, 8011276 <_isatty_r+0x1a>
 8011274:	6023      	str	r3, [r4, #0]
 8011276:	bd38      	pop	{r3, r4, r5, pc}
 8011278:	20001448 	.word	0x20001448

0801127c <_lseek_r>:
 801127c:	b538      	push	{r3, r4, r5, lr}
 801127e:	4d07      	ldr	r5, [pc, #28]	; (801129c <_lseek_r+0x20>)
 8011280:	4604      	mov	r4, r0
 8011282:	4608      	mov	r0, r1
 8011284:	4611      	mov	r1, r2
 8011286:	2200      	movs	r2, #0
 8011288:	602a      	str	r2, [r5, #0]
 801128a:	461a      	mov	r2, r3
 801128c:	f7f6 fba7 	bl	80079de <_lseek>
 8011290:	1c43      	adds	r3, r0, #1
 8011292:	d102      	bne.n	801129a <_lseek_r+0x1e>
 8011294:	682b      	ldr	r3, [r5, #0]
 8011296:	b103      	cbz	r3, 801129a <_lseek_r+0x1e>
 8011298:	6023      	str	r3, [r4, #0]
 801129a:	bd38      	pop	{r3, r4, r5, pc}
 801129c:	20001448 	.word	0x20001448

080112a0 <__ascii_mbtowc>:
 80112a0:	b082      	sub	sp, #8
 80112a2:	b901      	cbnz	r1, 80112a6 <__ascii_mbtowc+0x6>
 80112a4:	a901      	add	r1, sp, #4
 80112a6:	b142      	cbz	r2, 80112ba <__ascii_mbtowc+0x1a>
 80112a8:	b14b      	cbz	r3, 80112be <__ascii_mbtowc+0x1e>
 80112aa:	7813      	ldrb	r3, [r2, #0]
 80112ac:	600b      	str	r3, [r1, #0]
 80112ae:	7812      	ldrb	r2, [r2, #0]
 80112b0:	1e10      	subs	r0, r2, #0
 80112b2:	bf18      	it	ne
 80112b4:	2001      	movne	r0, #1
 80112b6:	b002      	add	sp, #8
 80112b8:	4770      	bx	lr
 80112ba:	4610      	mov	r0, r2
 80112bc:	e7fb      	b.n	80112b6 <__ascii_mbtowc+0x16>
 80112be:	f06f 0001 	mvn.w	r0, #1
 80112c2:	e7f8      	b.n	80112b6 <__ascii_mbtowc+0x16>

080112c4 <memmove>:
 80112c4:	4288      	cmp	r0, r1
 80112c6:	b510      	push	{r4, lr}
 80112c8:	eb01 0402 	add.w	r4, r1, r2
 80112cc:	d902      	bls.n	80112d4 <memmove+0x10>
 80112ce:	4284      	cmp	r4, r0
 80112d0:	4623      	mov	r3, r4
 80112d2:	d807      	bhi.n	80112e4 <memmove+0x20>
 80112d4:	1e43      	subs	r3, r0, #1
 80112d6:	42a1      	cmp	r1, r4
 80112d8:	d008      	beq.n	80112ec <memmove+0x28>
 80112da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80112de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80112e2:	e7f8      	b.n	80112d6 <memmove+0x12>
 80112e4:	4402      	add	r2, r0
 80112e6:	4601      	mov	r1, r0
 80112e8:	428a      	cmp	r2, r1
 80112ea:	d100      	bne.n	80112ee <memmove+0x2a>
 80112ec:	bd10      	pop	{r4, pc}
 80112ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80112f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80112f6:	e7f7      	b.n	80112e8 <memmove+0x24>

080112f8 <__malloc_lock>:
 80112f8:	4801      	ldr	r0, [pc, #4]	; (8011300 <__malloc_lock+0x8>)
 80112fa:	f7fe bf10 	b.w	801011e <__retarget_lock_acquire_recursive>
 80112fe:	bf00      	nop
 8011300:	2000143c 	.word	0x2000143c

08011304 <__malloc_unlock>:
 8011304:	4801      	ldr	r0, [pc, #4]	; (801130c <__malloc_unlock+0x8>)
 8011306:	f7fe bf0b 	b.w	8010120 <__retarget_lock_release_recursive>
 801130a:	bf00      	nop
 801130c:	2000143c 	.word	0x2000143c

08011310 <_realloc_r>:
 8011310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011314:	4680      	mov	r8, r0
 8011316:	4614      	mov	r4, r2
 8011318:	460e      	mov	r6, r1
 801131a:	b921      	cbnz	r1, 8011326 <_realloc_r+0x16>
 801131c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011320:	4611      	mov	r1, r2
 8011322:	f7ff bb71 	b.w	8010a08 <_malloc_r>
 8011326:	b92a      	cbnz	r2, 8011334 <_realloc_r+0x24>
 8011328:	f7ff fb02 	bl	8010930 <_free_r>
 801132c:	4625      	mov	r5, r4
 801132e:	4628      	mov	r0, r5
 8011330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011334:	f000 f842 	bl	80113bc <_malloc_usable_size_r>
 8011338:	4284      	cmp	r4, r0
 801133a:	4607      	mov	r7, r0
 801133c:	d802      	bhi.n	8011344 <_realloc_r+0x34>
 801133e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011342:	d812      	bhi.n	801136a <_realloc_r+0x5a>
 8011344:	4621      	mov	r1, r4
 8011346:	4640      	mov	r0, r8
 8011348:	f7ff fb5e 	bl	8010a08 <_malloc_r>
 801134c:	4605      	mov	r5, r0
 801134e:	2800      	cmp	r0, #0
 8011350:	d0ed      	beq.n	801132e <_realloc_r+0x1e>
 8011352:	42bc      	cmp	r4, r7
 8011354:	4622      	mov	r2, r4
 8011356:	4631      	mov	r1, r6
 8011358:	bf28      	it	cs
 801135a:	463a      	movcs	r2, r7
 801135c:	f7fc ffd6 	bl	800e30c <memcpy>
 8011360:	4631      	mov	r1, r6
 8011362:	4640      	mov	r0, r8
 8011364:	f7ff fae4 	bl	8010930 <_free_r>
 8011368:	e7e1      	b.n	801132e <_realloc_r+0x1e>
 801136a:	4635      	mov	r5, r6
 801136c:	e7df      	b.n	801132e <_realloc_r+0x1e>
	...

08011370 <_read_r>:
 8011370:	b538      	push	{r3, r4, r5, lr}
 8011372:	4d07      	ldr	r5, [pc, #28]	; (8011390 <_read_r+0x20>)
 8011374:	4604      	mov	r4, r0
 8011376:	4608      	mov	r0, r1
 8011378:	4611      	mov	r1, r2
 801137a:	2200      	movs	r2, #0
 801137c:	602a      	str	r2, [r5, #0]
 801137e:	461a      	mov	r2, r3
 8011380:	f7f6 fac8 	bl	8007914 <_read>
 8011384:	1c43      	adds	r3, r0, #1
 8011386:	d102      	bne.n	801138e <_read_r+0x1e>
 8011388:	682b      	ldr	r3, [r5, #0]
 801138a:	b103      	cbz	r3, 801138e <_read_r+0x1e>
 801138c:	6023      	str	r3, [r4, #0]
 801138e:	bd38      	pop	{r3, r4, r5, pc}
 8011390:	20001448 	.word	0x20001448

08011394 <__ascii_wctomb>:
 8011394:	b149      	cbz	r1, 80113aa <__ascii_wctomb+0x16>
 8011396:	2aff      	cmp	r2, #255	; 0xff
 8011398:	bf85      	ittet	hi
 801139a:	238a      	movhi	r3, #138	; 0x8a
 801139c:	6003      	strhi	r3, [r0, #0]
 801139e:	700a      	strbls	r2, [r1, #0]
 80113a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80113a4:	bf98      	it	ls
 80113a6:	2001      	movls	r0, #1
 80113a8:	4770      	bx	lr
 80113aa:	4608      	mov	r0, r1
 80113ac:	4770      	bx	lr

080113ae <abort>:
 80113ae:	b508      	push	{r3, lr}
 80113b0:	2006      	movs	r0, #6
 80113b2:	f000 f833 	bl	801141c <raise>
 80113b6:	2001      	movs	r0, #1
 80113b8:	f7f6 faa2 	bl	8007900 <_exit>

080113bc <_malloc_usable_size_r>:
 80113bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113c0:	1f18      	subs	r0, r3, #4
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	bfbc      	itt	lt
 80113c6:	580b      	ldrlt	r3, [r1, r0]
 80113c8:	18c0      	addlt	r0, r0, r3
 80113ca:	4770      	bx	lr

080113cc <_raise_r>:
 80113cc:	291f      	cmp	r1, #31
 80113ce:	b538      	push	{r3, r4, r5, lr}
 80113d0:	4604      	mov	r4, r0
 80113d2:	460d      	mov	r5, r1
 80113d4:	d904      	bls.n	80113e0 <_raise_r+0x14>
 80113d6:	2316      	movs	r3, #22
 80113d8:	6003      	str	r3, [r0, #0]
 80113da:	f04f 30ff 	mov.w	r0, #4294967295
 80113de:	bd38      	pop	{r3, r4, r5, pc}
 80113e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80113e2:	b112      	cbz	r2, 80113ea <_raise_r+0x1e>
 80113e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80113e8:	b94b      	cbnz	r3, 80113fe <_raise_r+0x32>
 80113ea:	4620      	mov	r0, r4
 80113ec:	f000 f830 	bl	8011450 <_getpid_r>
 80113f0:	462a      	mov	r2, r5
 80113f2:	4601      	mov	r1, r0
 80113f4:	4620      	mov	r0, r4
 80113f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113fa:	f000 b817 	b.w	801142c <_kill_r>
 80113fe:	2b01      	cmp	r3, #1
 8011400:	d00a      	beq.n	8011418 <_raise_r+0x4c>
 8011402:	1c59      	adds	r1, r3, #1
 8011404:	d103      	bne.n	801140e <_raise_r+0x42>
 8011406:	2316      	movs	r3, #22
 8011408:	6003      	str	r3, [r0, #0]
 801140a:	2001      	movs	r0, #1
 801140c:	e7e7      	b.n	80113de <_raise_r+0x12>
 801140e:	2400      	movs	r4, #0
 8011410:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011414:	4628      	mov	r0, r5
 8011416:	4798      	blx	r3
 8011418:	2000      	movs	r0, #0
 801141a:	e7e0      	b.n	80113de <_raise_r+0x12>

0801141c <raise>:
 801141c:	4b02      	ldr	r3, [pc, #8]	; (8011428 <raise+0xc>)
 801141e:	4601      	mov	r1, r0
 8011420:	6818      	ldr	r0, [r3, #0]
 8011422:	f7ff bfd3 	b.w	80113cc <_raise_r>
 8011426:	bf00      	nop
 8011428:	2000000c 	.word	0x2000000c

0801142c <_kill_r>:
 801142c:	b538      	push	{r3, r4, r5, lr}
 801142e:	4d07      	ldr	r5, [pc, #28]	; (801144c <_kill_r+0x20>)
 8011430:	2300      	movs	r3, #0
 8011432:	4604      	mov	r4, r0
 8011434:	4608      	mov	r0, r1
 8011436:	4611      	mov	r1, r2
 8011438:	602b      	str	r3, [r5, #0]
 801143a:	f7f6 fa51 	bl	80078e0 <_kill>
 801143e:	1c43      	adds	r3, r0, #1
 8011440:	d102      	bne.n	8011448 <_kill_r+0x1c>
 8011442:	682b      	ldr	r3, [r5, #0]
 8011444:	b103      	cbz	r3, 8011448 <_kill_r+0x1c>
 8011446:	6023      	str	r3, [r4, #0]
 8011448:	bd38      	pop	{r3, r4, r5, pc}
 801144a:	bf00      	nop
 801144c:	20001448 	.word	0x20001448

08011450 <_getpid_r>:
 8011450:	f7f6 ba3e 	b.w	80078d0 <_getpid>

08011454 <_init>:
 8011454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011456:	bf00      	nop
 8011458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801145a:	bc08      	pop	{r3}
 801145c:	469e      	mov	lr, r3
 801145e:	4770      	bx	lr

08011460 <_fini>:
 8011460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011462:	bf00      	nop
 8011464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011466:	bc08      	pop	{r3}
 8011468:	469e      	mov	lr, r3
 801146a:	4770      	bx	lr
