// Seed: 716171408
module module_0 (
    id_1
);
  input wire id_1;
  bit id_2;
  reg id_3;
  reg id_4;
  id_5(
      id_3, 1'h0 ? id_2 : id_4, ~id_6, -1'b0
  );
  tri id_7 = 1;
  wand id_8, id_9, id_10, id_11;
  assign id_7 = 1'b0;
  parameter id_12 = 1'b0 & 1;
  assign id_8 = 1;
  task id_13;
    begin : LABEL_0
      id_4 <= -1 ? id_7 == id_7 : -1;
    end
  endtask
  assign id_10 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri  id_3,
    input  wand id_4
);
  assign id_3 = 1'b0;
  xor primCall (id_3, id_1, id_4, id_6);
  wire id_6;
  module_0 modCall_1 (id_6);
  assign modCall_1.type_16 = 0;
endmodule
