/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:15 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_CPU0_L1_A_H__
#define BCHP_WOD_CPU0_L1_A_H__

/***************************************************************************
 *WOD_CPU0_L1_A - WOD CPU0 L1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS           0x02344100 /* [RO] Interrupt Status Register */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS      0x02344108 /* [RO] Interrupt Mask Status Register */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET         0x02344110 /* [WO] Interrupt Mask Set Register */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR       0x02344118 /* [WO] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_STATUS - Interrupt Status Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_STATUS :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_reserved0_MASK              0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_reserved0_SHIFT             3

/* WOD_CPU0_L1_A :: INTR_STATUS :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_02_INTR_MASK            0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_02_INTR_SHIFT           2
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_02_INTR_DEFAULT         0x00000000

/* WOD_CPU0_L1_A :: INTR_STATUS :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_01_INTR_MASK            0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_01_INTR_SHIFT           1
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_01_INTR_DEFAULT         0x00000000

/* WOD_CPU0_L1_A :: INTR_STATUS :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_00_INTR_MASK            0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_00_INTR_SHIFT           0
#define BCHP_WOD_CPU0_L1_A_INTR_STATUS_EXT_00_INTR_DEFAULT         0x00000000

/***************************************************************************
 *INTR_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_reserved0_MASK         0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_reserved0_SHIFT        3

/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_02_INTR_MASK       0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_02_INTR_SHIFT      2
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_02_INTR_DEFAULT    0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_01_INTR_MASK       0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_01_INTR_SHIFT      1
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_01_INTR_DEFAULT    0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_STATUS :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_00_INTR_MASK       0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_00_INTR_SHIFT      0
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS_EXT_00_INTR_DEFAULT    0x00000001

/***************************************************************************
 *INTR_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_MASK_SET :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_reserved0_MASK            0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_reserved0_SHIFT           3

/* WOD_CPU0_L1_A :: INTR_MASK_SET :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_02_INTR_MASK          0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_02_INTR_SHIFT         2
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_02_INTR_DEFAULT       0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_SET :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_01_INTR_MASK          0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_01_INTR_SHIFT         1
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_01_INTR_DEFAULT       0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_SET :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_00_INTR_MASK          0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_00_INTR_SHIFT         0
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_SET_EXT_00_INTR_DEFAULT       0x00000001

/***************************************************************************
 *INTR_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_reserved0_MASK          0xfffffff8
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_reserved0_SHIFT         3

/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: EXT_02_INTR [02:02] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_02_INTR_MASK        0x00000004
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_02_INTR_SHIFT       2
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_02_INTR_DEFAULT     0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: EXT_01_INTR [01:01] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_01_INTR_MASK        0x00000002
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_01_INTR_SHIFT       1
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_01_INTR_DEFAULT     0x00000001

/* WOD_CPU0_L1_A :: INTR_MASK_CLEAR :: EXT_00_INTR [00:00] */
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_00_INTR_MASK        0x00000001
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_00_INTR_SHIFT       0
#define BCHP_WOD_CPU0_L1_A_INTR_MASK_CLEAR_EXT_00_INTR_DEFAULT     0x00000001

#endif /* #ifndef BCHP_WOD_CPU0_L1_A_H__ */

/* End of File */
