Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 06/25/99 08:12:50

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


SHIFT_REG_45


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

shift_reg_45
      EPF6016AQC208-3      3        1        0   46          3  %

User Pins:                 3        1        0  



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6016AQC208-3 are preliminary


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

***** Logic for device 'shift_reg_45' compiled without errors.




Device: EPF6016AQC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                         
                                                                                                                         
                R R R   R R R R     R R R R R R R R R R R R R R         R R R R R R R R R R R R R R     R R R R R R R R  
                E E E   E E E E     E E E E E E E E E E E E E E         E E E E E E E E E E E E E E     E E E E E E E E  
                S S S   S S S S     S S S S S S S S S S S S S S       ^ S S S S S S S S S S S S S S     S S S S S S S S  
                E E E   E E E E V   E E E E E E E E E E E E E E ^ V   D E E E E E E E E E E E E E E V   E E E E E E E E  
                R R R d R R R R C   R R R R R R R R R R R R R R D C   A R R R R R R R R R R R R R R C   R R R R R R R R  
                V V V _ V V V V C G V V V V V V V V V V V V V V C C G T V V V V V V V V V V V V V V C G V V V V V V V V  
                E E E i E E E E I N E E E E E E E E E E E E E E L I N A E E E E E E E E E E E E E E I N E E E E E E E E  
                D D D n D D D D O D D D D D D D D D D D D D D D K O D 0 D D D D D D D D D D D D D D O D D D D D D D D D  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
  RESERVED |  1                                                                                                         156 | RESERVED 
  RESERVED |  2                                                                                                         155 | RESERVED 
  RESERVED |  3                                                                                                         154 | RESERVED 
     d_out |  4                                                                                                         153 | RESERVED 
  RESERVED |  5                                                                                                         152 | RESERVED 
      ^nCE |  6                                                                                                         151 | RESERVED 
       GND |  7                                                                                                         150 | ^CONF_DONE 
    VCCINT |  8                                                                                                         149 | VCCIO 
     VCCIO |  9                                                                                                         148 | VCCINT 
  RESERVED | 10                                                                                                         147 | GND 
  RESERVED | 11                                                                                                         146 | RESERVED 
  RESERVED | 12                                                                                                         145 | RESERVED 
  RESERVED | 13                                                                                                         144 | RESERVED 
  RESERVED | 14                                                                                                         143 | RESERVED 
  RESERVED | 15                                                                                                         142 | RESERVED 
  RESERVED | 16                                                                                                         141 | RESERVED 
  RESERVED | 17                                                                                                         140 | RESERVED 
  RESERVED | 18                                                                                                         139 | RESERVED 
  RESERVED | 19                                                                                                         138 | RESERVED 
  RESERVED | 20                                                                                                         137 | RESERVED 
  RESERVED | 21                                                                                                         136 | RESERVED 
  RESERVED | 22                                                                                                         135 | RESERVED 
  RESERVED | 23                                                                                                         134 | RESERVED 
       clk | 24                                                                                                         133 | RESERVED 
       GND | 25                                                                                                         132 | GND 
    VCCINT | 26                                                                                                         131 | VCCIO 
     VCCIO | 27                                             EPF6016AQC208-3                                             130 | VCCINT 
      aclr | 28                                                                                                         129 | GND 
  RESERVED | 29                                                                                                         128 | GND 
  RESERVED | 30                                                                                                         127 | RESERVED 
  RESERVED | 31                                                                                                         126 | RESERVED 
  RESERVED | 32                                                                                                         125 | RESERVED 
  RESERVED | 33                                                                                                         124 | RESERVED 
  RESERVED | 34                                                                                                         123 | RESERVED 
  RESERVED | 35                                                                                                         122 | RESERVED 
  RESERVED | 36                                                                                                         121 | RESERVED 
  RESERVED | 37                                                                                                         120 | RESERVED 
  RESERVED | 38                                                                                                         119 | RESERVED 
  RESERVED | 39                                                                                                         118 | RESERVED 
  RESERVED | 40                                                                                                         117 | RESERVED 
  RESERVED | 41                                                                                                         116 | RESERVED 
  RESERVED | 42                                                                                                         115 | RESERVED 
       GND | 43                                                                                                         114 | RESERVED 
    VCCINT | 44                                                                                                         113 | RESERVED 
     VCCIO | 45                                                                                                         112 | VCCIO 
     ^MSEL | 46                                                                                                         111 | VCCINT 
  RESERVED | 47                                                                                                         110 | GND 
  RESERVED | 48                                                                                                         109 | RESERVED 
  RESERVED | 49                                                                                                         108 | RESERVED 
  RESERVED | 50                                                                                                         107 | RESERVED 
  RESERVED | 51                                                                                                         106 | RESERVED 
  RESERVED | 52                                                                                                         105 | RESERVED 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R R R R R R R R R G V R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                E E E E E E E E E N C E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                S S S S S S S S S D C S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                E E E E E E E E E   I E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                R R R R R R R R R   O R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                V V V V V V V V V     V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                E E E E E E E E E     E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                D D D D D D D D D     D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                                                                                                                         
                                                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A2       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    1/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4
A3       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4
A4       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
B1       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B5      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
B6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                             2/167    (  1%)
Total logic cells used:                         46/1320   (  3%)
Average fan-in:                                 1.04/4    ( 26%)
Total fan-in:                                  48/5280    (  0%)

Total input pins required:                       3
Total output pins required:                      1
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     46
Total flipflops required:                       46
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         0/1320   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0   7   9   9   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     25
 B:      1   0   0   0  10  10   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     21
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:   1   7   9   9  10  10   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     46



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  28      -    -    --      INPUT  G            0    0    0    1  aclr
  24      -    -    --      INPUT  G            0    0    0    0  clk
 205      -    A    --      INPUT               0    0    0    1  d_in


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   4      -    B    --     OUTPUT           $   0    1    0    0  d_out


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1    B    01        DFF   +          1    2    1    1  :4
   -      4    B    06        DFF   +          0    1    0    1  reg44 (:6)
   -     10    B    06        DFF   +          0    1    0    1  reg43 (:7)
   -      9    B    06        DFF   +          0    1    0    1  reg42 (:8)
   -      3    B    06        DFF   +          0    1    0    1  reg41 (:9)
   -      8    B    06        DFF   +          0    1    0    1  reg40 (:10)
   -      2    B    06        DFF   +          0    1    0    1  reg39 (:11)
   -      7    B    06        DFF   +          0    1    0    1  reg38 (:12)
   -      1    B    06        DFF   +          0    1    0    1  reg37 (:13)
   -      6    B    06        DFF   +          0    1    0    1  reg36 (:14)
   -      5    B    06        DFF   +          0    1    0    1  reg35 (:15)
   -      1    B    05        DFF   +          0    1    0    1  reg34 (:16)
   -     10    B    05        DFF   +          0    1    0    1  reg33 (:17)
   -      9    B    05        DFF   +          0    1    0    1  reg32 (:18)
   -      5    B    05        DFF   +          0    1    0    1  reg31 (:19)
   -      8    B    05        DFF   +          0    1    0    1  reg30 (:20)
   -      4    B    05        DFF   +          0    1    0    1  reg29 (:21)
   -      7    B    05        DFF   +          0    1    0    1  reg28 (:22)
   -      3    B    05        DFF   +          0    1    0    1  reg27 (:23)
   -      6    B    05        DFF   +          0    1    0    1  reg26 (:24)
   -      2    B    05        DFF   +          0    1    0    1  reg25 (:25)
   -      4    A    02        DFF   +          0    1    0    1  reg24 (:26)
   -      8    A    02        DFF   +          0    1    0    1  reg23 (:27)
   -      3    A    02        DFF   +          0    1    0    1  reg22 (:28)
   -      7    A    02        DFF   +          0    1    0    1  reg21 (:29)
   -      2    A    02        DFF   +          0    1    0    1  reg20 (:30)
   -      6    A    02        DFF   +          0    1    0    1  reg19 (:31)
   -      1    A    02        DFF   +          0    1    0    1  reg18 (:32)
   -      8    A    03        DFF   +          0    1    0    1  reg17 (:33)
   -      2    A    03        DFF   +          0    1    0    1  reg16 (:34)
   -      7    A    03        DFF   +          0    1    0    1  reg15 (:35)
   -      1    A    03        DFF   +          0    1    0    1  reg14 (:36)
   -      6    A    03        DFF   +          0    1    0    1  reg13 (:37)
   -      3    A    03        DFF   +          0    1    0    1  reg12 (:38)
   -      9    A    03        DFF   +          0    1    0    1  reg11 (:39)
   -      4    A    03        DFF   +          0    1    0    1  reg10 (:40)
   -     10    A    03        DFF   +          0    1    0    1  reg9 (:41)
   -      9    A    04        DFF   +          0    1    0    1  reg8 (:42)
   -      4    A    04        DFF   +          0    1    0    1  reg7 (:43)
   -      8    A    04        DFF   +          0    1    0    1  reg6 (:44)
   -      3    A    04        DFF   +          0    1    0    1  reg5 (:45)
   -      7    A    04        DFF   +          0    1    0    1  reg4 (:46)
   -      2    A    04        DFF   +          0    1    0    1  reg3 (:47)
   -      6    A    04        DFF   +          0    1    0    1  reg2 (:48)
   -      1    A    04        DFF   +          0    1    0    1  reg1 (:49)
   -     10    A    04        DFF   +          1    0    0    1  reg0 (:50)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/ 96(  0%)     1/ 48(  2%)     0/ 48(  0%)    1/20(  5%)      0/20(  0%)     0/20(  0%)
B:       0/ 96(  0%)     2/ 48(  4%)     0/ 48(  0%)    0/20(  0%)      1/20(  5%)     0/20(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
E:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       46         clk


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       46         aclr


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt
shift_reg_45

** EQUATIONS **

aclr     : INPUT;
clk      : INPUT;
d_in     : INPUT;

-- Node name is 'd_out' 
-- Equation name is 'd_out', type is output 
d_out    =  _LC1_B1;

-- Node name is ':50' = 'reg0' 
-- Equation name is 'reg0', location is LC10_A4, type is buried.
reg0     = DFF( d_in, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':49' = 'reg1' 
-- Equation name is 'reg1', location is LC1_A4, type is buried.
reg1     = DFF( reg0, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':48' = 'reg2' 
-- Equation name is 'reg2', location is LC6_A4, type is buried.
reg2     = DFF( reg1, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':47' = 'reg3' 
-- Equation name is 'reg3', location is LC2_A4, type is buried.
reg3     = DFF( reg2, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':46' = 'reg4' 
-- Equation name is 'reg4', location is LC7_A4, type is buried.
reg4     = DFF( reg3, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':45' = 'reg5' 
-- Equation name is 'reg5', location is LC3_A4, type is buried.
reg5     = DFF( reg4, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':44' = 'reg6' 
-- Equation name is 'reg6', location is LC8_A4, type is buried.
reg6     = DFF( reg5, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':43' = 'reg7' 
-- Equation name is 'reg7', location is LC4_A4, type is buried.
reg7     = DFF( reg6, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':42' = 'reg8' 
-- Equation name is 'reg8', location is LC9_A4, type is buried.
reg8     = DFF( reg7, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':41' = 'reg9' 
-- Equation name is 'reg9', location is LC10_A3, type is buried.
reg9     = DFF( reg8, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':40' = 'reg10' 
-- Equation name is 'reg10', location is LC4_A3, type is buried.
reg10    = DFF( reg9, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':39' = 'reg11' 
-- Equation name is 'reg11', location is LC9_A3, type is buried.
reg11    = DFF( reg10, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':38' = 'reg12' 
-- Equation name is 'reg12', location is LC3_A3, type is buried.
reg12    = DFF( reg11, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':37' = 'reg13' 
-- Equation name is 'reg13', location is LC6_A3, type is buried.
reg13    = DFF( reg12, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':36' = 'reg14' 
-- Equation name is 'reg14', location is LC1_A3, type is buried.
reg14    = DFF( reg13, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':35' = 'reg15' 
-- Equation name is 'reg15', location is LC7_A3, type is buried.
reg15    = DFF( reg14, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':34' = 'reg16' 
-- Equation name is 'reg16', location is LC2_A3, type is buried.
reg16    = DFF( reg15, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':33' = 'reg17' 
-- Equation name is 'reg17', location is LC8_A3, type is buried.
reg17    = DFF( reg16, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':32' = 'reg18' 
-- Equation name is 'reg18', location is LC1_A2, type is buried.
reg18    = DFF( reg17, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':31' = 'reg19' 
-- Equation name is 'reg19', location is LC6_A2, type is buried.
reg19    = DFF( reg18, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':30' = 'reg20' 
-- Equation name is 'reg20', location is LC2_A2, type is buried.
reg20    = DFF( reg19, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':29' = 'reg21' 
-- Equation name is 'reg21', location is LC7_A2, type is buried.
reg21    = DFF( reg20, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':28' = 'reg22' 
-- Equation name is 'reg22', location is LC3_A2, type is buried.
reg22    = DFF( reg21, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':27' = 'reg23' 
-- Equation name is 'reg23', location is LC8_A2, type is buried.
reg23    = DFF( reg22, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':26' = 'reg24' 
-- Equation name is 'reg24', location is LC4_A2, type is buried.
reg24    = DFF( reg23, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':25' = 'reg25' 
-- Equation name is 'reg25', location is LC2_B5, type is buried.
reg25    = DFF( reg24, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':24' = 'reg26' 
-- Equation name is 'reg26', location is LC6_B5, type is buried.
reg26    = DFF( reg25, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':23' = 'reg27' 
-- Equation name is 'reg27', location is LC3_B5, type is buried.
reg27    = DFF( reg26, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':22' = 'reg28' 
-- Equation name is 'reg28', location is LC7_B5, type is buried.
reg28    = DFF( reg27, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':21' = 'reg29' 
-- Equation name is 'reg29', location is LC4_B5, type is buried.
reg29    = DFF( reg28, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':20' = 'reg30' 
-- Equation name is 'reg30', location is LC8_B5, type is buried.
reg30    = DFF( reg29, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':19' = 'reg31' 
-- Equation name is 'reg31', location is LC5_B5, type is buried.
reg31    = DFF( reg30, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':18' = 'reg32' 
-- Equation name is 'reg32', location is LC9_B5, type is buried.
reg32    = DFF( reg31, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':17' = 'reg33' 
-- Equation name is 'reg33', location is LC10_B5, type is buried.
reg33    = DFF( reg32, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':16' = 'reg34' 
-- Equation name is 'reg34', location is LC1_B5, type is buried.
reg34    = DFF( reg33, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':15' = 'reg35' 
-- Equation name is 'reg35', location is LC5_B6, type is buried.
reg35    = DFF( reg34, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':14' = 'reg36' 
-- Equation name is 'reg36', location is LC6_B6, type is buried.
reg36    = DFF( reg35, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':13' = 'reg37' 
-- Equation name is 'reg37', location is LC1_B6, type is buried.
reg37    = DFF( reg36, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':12' = 'reg38' 
-- Equation name is 'reg38', location is LC7_B6, type is buried.
reg38    = DFF( reg37, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':11' = 'reg39' 
-- Equation name is 'reg39', location is LC2_B6, type is buried.
reg39    = DFF( reg38, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':10' = 'reg40' 
-- Equation name is 'reg40', location is LC8_B6, type is buried.
reg40    = DFF( reg39, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':9' = 'reg41' 
-- Equation name is 'reg41', location is LC3_B6, type is buried.
reg41    = DFF( reg40, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':8' = 'reg42' 
-- Equation name is 'reg42', location is LC9_B6, type is buried.
reg42    = DFF( reg41, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':7' = 'reg43' 
-- Equation name is 'reg43', location is LC10_B6, type is buried.
reg43    = DFF( reg42, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':6' = 'reg44' 
-- Equation name is 'reg44', location is LC4_B6, type is buried.
reg44    = DFF( reg43, GLOBAL( clk), GLOBAL(!aclr),  VCC);

-- Node name is ':4' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFF( _EQ001, GLOBAL( clk),  VCC,  VCC);
  _EQ001 = !aclr &  reg44
         #  aclr &  _LC1_B1;



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\make_timecode\shift_reg_45.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:10
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:02
   Fitter                                 00:00:12
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:34


Memory Allocated
-----------------

Peak memory allocated during compilation  = 12,529K
