/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include "imx6ul.dtsi"

/ {
	model = "Embedded Planet i.MX6 UltraLite Board (DES0258)";
	compatible = "fsl,imx6ul", "ep,imx6-des0258";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x40000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

/*
		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <2>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg1>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 5 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_otg2_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <2>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg2>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 6 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
*/

		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg1_vbus_reg";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_usb_otg2_vbus: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg2_vbus_reg";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_vref_3v3: regulator-vref {
			compatible = "regulator-fixed";
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;

		user_red {
			label = "red";
			gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
			default-state = "keep";
		};

		user_grn {
			label = "grn";
			gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
			default-state = "keep";
		};

		user_blu {
			label = "blu";
			gpios = <&gpio3 24 GPIO_ACTIVE_LOW>;
			default-state = "keep";
		};
	};

	gpio {
		compatible = "imx35-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_des0258>;

		wifi_reset {
			label = "wifi_rst";
			gpios = <&gpio3 25 GPIO_ACTIVE_LOW>;
		};

		ltp_reset {
			label = "ltp_rst";
			gpios = <&gpio3 26 GPIO_ACTIVE_LOW>;
		};

		sx1301_reset {
			label = "sx1301_rst";
			gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
		};

		pushbutton {
			label = "pushbutton";
			gpios = <&gpio2 14 GPIO_ACTIVE_LOW>;
		};
		
		cell_perst {
			label = "cell_perst";
			gpios = <&gpio3 17 GPIO_ACTIVE_LOW>;
		};

		cell_w_disable {
			label = "cell_w_disable";
			gpios = <&gpio3 18 GPIO_ACTIVE_HIGH>;
		};

		cell_wake {
			label = "cell_wake";
			gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
		};

		cell_power_en {
			label = "cell_power_en";
			gpios = <&gpio3 20 GPIO_ACTIVE_LOW>;
		};
	};
};

&clks {
	assigned-clock-rates = <786432000>;
};

&cpu0 {
	/*
	 * on i.MX6UL, no seperated VDD_ARM_IN and VDD_SOC_IN,
	 * to align with other platform and use the same cpufreq
	 * driver, still use the seperated OPP define for arm
	 * and soc.
	 */
	operating-points = <
		/* kHz	uV */
		528000	1175000
		396000	1175000
		198000	1175000
	>;
	fsl,soc-operating-points = <
		/* KHz	uV */
		528000	1175000
		396000	1175000
		198000	1175000
	>;
	fsl,arm-soc-shared = <1>;
};

&reg_arm {
	vin-supply = <&sw1a_reg>;
	regulator-allow-bypass;
};

&reg_soc {
	vin-supply = <&sw1a_reg>;
	regulator-allow-bypass;
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1 &pinctrl_ecspi1_cs_1>;
	status = "okay";
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 22 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_1 &pinctrl_ecspi2_cs_1>;
	status = "okay";

    fxos8700@0 {
        compatible = "nxp,fxos8700";
        reg = <0>;
        spi-max-frequency = <2000000>;
        status = "okay";
    };
};

&ecspi4 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4_1 &pinctrl_ecspi4_cs_1>;
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "disabled";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "disabled";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze3000@08 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

};

&i2c2 {
	clock_frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c4 {
	clock_frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	extgpio0: pcf8574@38 {
		compatible = "nxp,pcf8574a";
		reg = <0x38>;
		gpio-controller;
		#gpio-cells = <2>;
	};
	
	extgpio1: pcf8574@39 {
		compatible = "nxp,pcf8574a";
		reg = <0x39>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	
	imx6ul-des0258 {
		pinctrl_adc1: adc1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00        0xb0
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01        0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0xb0
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0xb0
				MX6UL_PAD_GPIO1_IO06__GPIO1_IO06        0xb0
				MX6UL_PAD_GPIO1_IO07__GPIO1_IO07        0xb0
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0xb0
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09        0xb0
			>;
		};

		pinctrl_bt: btgrp {
			fsl,pins = <
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x80000000
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x80000000
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x80000000
			>;
		};

		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26  0x10b0
			>;
		};

		pinctrl_ecspi1_1: ecspi1grp-1 {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI 0x10b0
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO 0x10b0
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK 0x10b0
			>;
		};

		pinctrl_ecspi2_cs_1: ecspi2_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA01__GPIO4_IO22  0x10b0
			>;
		};

		pinctrl_ecspi2_1: ecspi2grp-1 {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI 0x10b0
				MX6UL_PAD_CSI_DATA03__ECSPI2_MISO 0x10b0
				MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK 0x10b0
			>;
		};

		pinctrl_ecspi4_cs_1: ecspi4_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_DATA07__GPIO4_IO09  0x10b0
			>;
		};

		pinctrl_ecspi4_1: ecspi4grp-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI 0x10b0
				MX6UL_PAD_NAND_DATA06__ECSPI4_MISO 0x10b0
				MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK 0x10b0
			>;
		};


		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_DATA1__ENET1_MDC		0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_gpio_leds: gpioledsgrp {
			fsl,pins = <
				/* RGB_R */
				MX6UL_PAD_LCD_DATA17__GPIO3_IO22	0x80000000
				/* RGB_G */
				MX6UL_PAD_LCD_DATA18__GPIO3_IO23	0x80000000
				/* RGB_B */
				MX6UL_PAD_LCD_DATA19__GPIO3_IO24	0x80000000
			>;
		};

		pinctrl_gpio_des0258: gpiodes0258grp {
			fsl,pins = <
				/* INT_LIGHT */
				MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x80000000
				/* PUSHBUTTON */
				MX6UL_PAD_ENET2_TX_CLK__GPIO2_IO14	0x80000000
				/* PMIC_INTB */
				MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12	0x80000000
				/* SX1301_RESET */
				MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13	0x80000000
				/* WIFI_RESET# */
				MX6UL_PAD_LCD_DATA20__GPIO3_IO25	0x80000000
				/* LTP_RESET# */
				MX6UL_PAD_LCD_DATA21__GPIO3_IO26	0x80000000
				/* CELL_PERST# */
				MX6UL_PAD_LCD_DATA12__GPIO3_IO17	0x80000000
				/* CELL_W_DISABLE# */
				MX6UL_PAD_LCD_DATA13__GPIO3_IO18	0x80000000
				/* CELL_WAKE# */
				MX6UL_PAD_LCD_DATA14__GPIO3_IO19	0x80000000
				/* CELL_POWER_EN# */
				MX6UL_PAD_LCD_DATA15__GPIO3_IO20	0x80000000
				>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	0x1b020
				MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_LCD_DATA22__GPIO3_IO27	0x17059	/* STBY */
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_LCD_DATA10__FLEXCAN2_TX	0x1b020
				MX6UL_PAD_LCD_DATA11__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_LCD_DATA23__GPIO3_IO28	0x17059	/* STBY */
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0
			>;
		};

		pinctrl_i2c1_gpio: i2c1grp_gpio {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28  0x1b8b1
				MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29  0x1b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
                MX6UL_PAD_CSI_HSYNC__I2C2_SCL 0x4001b8b0
                MX6UL_PAD_CSI_VSYNC__I2C2_SDA 0x4001b8b0
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__I2C4_SCL 0x4001b8b0
                MX6UL_PAD_ENET2_TX_DATA0__I2C4_SDA  0x4001b8b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1
				MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS  0x1b0b1
				MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS  0x1b0b1
			>;
		};

		pinctrl_uart2dte: uart2dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX 0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX 0x1b0b1
				MX6UL_PAD_UART2_CTS_B__UART2_DTE_RTS  0x1b0b1
				MX6UL_PAD_UART2_RTS_B__UART2_DTE_CTS  0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b0b1
				MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS  0x1b0b1
//				MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS  0x1b0b1
                MX6UL_PAD_UART3_RTS_B__GPIO1_IO27     0x10b0 /* (G14) configure as GPIO and set to 0 to pull down CTS input to SM Manager */
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA02__GPIO3_IO07	    0x17059
			>;
		};

		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05        0x10b0
			>;
		};

		pinctrl_usb_otg2_id: usbotg2idgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA03__GPIO3_IO08	    0x17059
			>;
		};

		pinctrl_usb_otg2: usbotg2grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA01__GPIO3_IO06        0x10b0
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
				/* WP */
				MX6UL_PAD_GPIO1_IO02__USDHC1_WP   0x010b0
				/* CD */
				MX6UL_PAD_GPIO1_IO03__USDHC1_CD_B 0x010b0
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
				/* WP */
				MX6UL_PAD_GPIO1_IO02__USDHC1_WP   0x010b0
				/* CD */
				MX6UL_PAD_GPIO1_IO03__USDHC1_CD_B 0x010b0
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
				/* WP */
				MX6UL_PAD_GPIO1_IO02__USDHC1_WP   0x010b0
				/* CD */
				MX6UL_PAD_GPIO1_IO03__USDHC1_CD_B 0x010b0
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x17059
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x10059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x17059
				/* WP */
				MX6UL_PAD_CSI_PIXCLK__USDHC2_WP     0x010b0
				/* CD */
				MX6UL_PAD_CSI_MCLK__USDHC2_CD_B     0x010b0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x170b9
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x100b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x170b9
				/* WP */
				MX6UL_PAD_CSI_PIXCLK__USDHC2_WP     0x010b0
				/* CD */
				MX6UL_PAD_CSI_MCLK__USDHC2_CD_B     0x010b0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x170f9
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x100f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x170f9
				/* WP */
				MX6UL_PAD_CSI_PIXCLK__USDHC2_WP     0x010b0
				/* CD */
				MX6UL_PAD_CSI_MCLK__USDHC2_CD_B     0x010b0
			>;
		};
	};
};

&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "disable";
	ddrsmp=<0>;

	flash0: s25fl512s@0 {
		compatible = "spansion,s25fl512s", "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <30000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		spi-cpol;
		spi-cpha;
		m25p,fast-read;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x00000000 0x00100000>;
				read-only;
			};
			partition@40000 {
				label = "u-boot-env";
				reg = <0x00100000 0x00400000>;
				read-only;
			};
			partition@140000 {
				label = "file-system";
				reg = <0x00140000 0x03bc0000>;
			};
		};

	};
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	vref-supply = <&reg_vref_3v3>;
	num-channels = <8>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};


&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};


&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usbphy2 {
	fsl,tx-d-cal = <106>;
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	cd-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	cd-gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
	non-removable;
	status = "okay";
};
