

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Aug  4 10:45:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_ap_d1_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  980784|  980784|  980784|  980784|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    2408|    2408|        86|          -|          -|    28|    no    |
        | + Loop 1.1   |      84|      84|         3|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 28 
16 --> 17 23 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 16 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 15 
28 --> 41 29 
29 --> 30 36 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 29 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 28 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_1_input_0 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_1_input_1 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_1_input_2 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_1_input_3 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_input_4 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_1_input_5 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_1_input_6 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_1_input_7 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_1_input_8 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 53 'alloca' 'conv_1_input_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_1_input_9 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 54 'alloca' 'conv_1_input_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_1_input_10 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 55 'alloca' 'conv_1_input_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_1_input_11 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 56 'alloca' 'conv_1_input_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_1_input_12 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 57 'alloca' 'conv_1_input_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_input_13 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 58 'alloca' 'conv_1_input_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_input_14 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 59 'alloca' 'conv_1_input_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_input_15 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 60 'alloca' 'conv_1_input_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_input_16 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 61 'alloca' 'conv_1_input_16' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_1_input_17 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 62 'alloca' 'conv_1_input_17' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_input_18 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 63 'alloca' 'conv_1_input_18' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_input_19 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 64 'alloca' 'conv_1_input_19' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_input_20 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 65 'alloca' 'conv_1_input_20' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_input_21 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 66 'alloca' 'conv_1_input_21' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_input_22 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 67 'alloca' 'conv_1_input_22' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_1_input_23 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 68 'alloca' 'conv_1_input_23' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_1_input_24 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 69 'alloca' 'conv_1_input_24' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_1_input_25 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 70 'alloca' 'conv_1_input_25' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_input_26 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 71 'alloca' 'conv_1_input_26' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_1_input_27 = alloca [28 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 72 'alloca' 'conv_1_input_27' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind" [cnn/cnn.cpp:18]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 77 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 78 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 79 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 81 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 83 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 84 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x float]* %conv_1_input_0, [28 x float]* %conv_1_input_1, [28 x float]* %conv_1_input_2, [28 x float]* %conv_1_input_3, [28 x float]* %conv_1_input_4, [28 x float]* %conv_1_input_5, [28 x float]* %conv_1_input_6, [28 x float]* %conv_1_input_7, [28 x float]* %conv_1_input_8, [28 x float]* %conv_1_input_9, [28 x float]* %conv_1_input_10, [28 x float]* %conv_1_input_11, [28 x float]* %conv_1_input_12, [28 x float]* %conv_1_input_13, [28 x float]* %conv_1_input_14, [28 x float]* %conv_1_input_15, [28 x float]* %conv_1_input_16, [28 x float]* %conv_1_input_17, [28 x float]* %conv_1_input_18, [28 x float]* %conv_1_input_19, [28 x float]* %conv_1_input_20, [28 x float]* %conv_1_input_21, [28 x float]* %conv_1_input_22, [28 x float]* %conv_1_input_23, [28 x float]* %conv_1_input_24, [28 x float]* %conv_1_input_25, [28 x float]* %conv_1_input_26, [28 x float]* %conv_1_input_27, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 85 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %4 ]" [cnn/cnn.cpp:28]   --->   Operation 86 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %4 ]"   --->   Operation 87 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 89 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 90 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 92 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn/cnn.cpp:27]   --->   Operation 93 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 94 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 95 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 96 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i5 %j_0 to i64" [cnn/cnn.cpp:27]   --->   Operation 97 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [28 x float]* %conv_1_input_0, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 98 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_input_1_addr = getelementptr [28 x float]* %conv_1_input_1, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 99 'getelementptr' 'conv_1_input_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%conv_1_input_2_addr = getelementptr [28 x float]* %conv_1_input_2, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 100 'getelementptr' 'conv_1_input_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_input_3_addr = getelementptr [28 x float]* %conv_1_input_3, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 101 'getelementptr' 'conv_1_input_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_input_4_addr = getelementptr [28 x float]* %conv_1_input_4, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 102 'getelementptr' 'conv_1_input_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_input_5_addr = getelementptr [28 x float]* %conv_1_input_5, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 103 'getelementptr' 'conv_1_input_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_input_6_addr = getelementptr [28 x float]* %conv_1_input_6, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 104 'getelementptr' 'conv_1_input_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_input_7_addr = getelementptr [28 x float]* %conv_1_input_7, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 105 'getelementptr' 'conv_1_input_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_input_8_addr = getelementptr [28 x float]* %conv_1_input_8, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 106 'getelementptr' 'conv_1_input_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_input_9_addr = getelementptr [28 x float]* %conv_1_input_9, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 107 'getelementptr' 'conv_1_input_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_input_10_add = getelementptr [28 x float]* %conv_1_input_10, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 108 'getelementptr' 'conv_1_input_10_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_input_11_add = getelementptr [28 x float]* %conv_1_input_11, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 109 'getelementptr' 'conv_1_input_11_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_input_12_add = getelementptr [28 x float]* %conv_1_input_12, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 110 'getelementptr' 'conv_1_input_12_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_input_13_add = getelementptr [28 x float]* %conv_1_input_13, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 111 'getelementptr' 'conv_1_input_13_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_input_14_add = getelementptr [28 x float]* %conv_1_input_14, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 112 'getelementptr' 'conv_1_input_14_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_input_15_add = getelementptr [28 x float]* %conv_1_input_15, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 113 'getelementptr' 'conv_1_input_15_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_input_16_add = getelementptr [28 x float]* %conv_1_input_16, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 114 'getelementptr' 'conv_1_input_16_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_input_17_add = getelementptr [28 x float]* %conv_1_input_17, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 115 'getelementptr' 'conv_1_input_17_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%conv_1_input_18_add = getelementptr [28 x float]* %conv_1_input_18, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 116 'getelementptr' 'conv_1_input_18_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_input_19_add = getelementptr [28 x float]* %conv_1_input_19, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 117 'getelementptr' 'conv_1_input_19_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%conv_1_input_20_add = getelementptr [28 x float]* %conv_1_input_20, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 118 'getelementptr' 'conv_1_input_20_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_input_21_add = getelementptr [28 x float]* %conv_1_input_21, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 119 'getelementptr' 'conv_1_input_21_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%conv_1_input_22_add = getelementptr [28 x float]* %conv_1_input_22, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 120 'getelementptr' 'conv_1_input_22_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_input_23_add = getelementptr [28 x float]* %conv_1_input_23, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 121 'getelementptr' 'conv_1_input_23_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%conv_1_input_24_add = getelementptr [28 x float]* %conv_1_input_24, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 122 'getelementptr' 'conv_1_input_24_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%conv_1_input_25_add = getelementptr [28 x float]* %conv_1_input_25, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 123 'getelementptr' 'conv_1_input_25_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%conv_1_input_26_add = getelementptr [28 x float]* %conv_1_input_26, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 124 'getelementptr' 'conv_1_input_26_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv_1_input_27_add = getelementptr [28 x float]* %conv_1_input_27, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 125 'getelementptr' 'conv_1_input_27_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.42ns)   --->   "switch i5 %i_0, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [cnn/cnn.cpp:27]   --->   Operation 126 'switch' <Predicate = true> <Delay = 1.42>
ST_4 : Operation 127 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_26_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 127 'store' <Predicate = (i_0 == 26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 128 'br' <Predicate = (i_0 == 26)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_25_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 129 'store' <Predicate = (i_0 == 25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 130 'br' <Predicate = (i_0 == 25)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_24_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 131 'store' <Predicate = (i_0 == 24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 132 'br' <Predicate = (i_0 == 24)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_23_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 133 'store' <Predicate = (i_0 == 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 134 'br' <Predicate = (i_0 == 23)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_22_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 135 'store' <Predicate = (i_0 == 22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 136 'br' <Predicate = (i_0 == 22)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_21_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 137 'store' <Predicate = (i_0 == 21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 138 'br' <Predicate = (i_0 == 21)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_20_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 139 'store' <Predicate = (i_0 == 20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 140 'br' <Predicate = (i_0 == 20)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_19_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 141 'store' <Predicate = (i_0 == 19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 142 'br' <Predicate = (i_0 == 19)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_18_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 143 'store' <Predicate = (i_0 == 18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 144 'br' <Predicate = (i_0 == 18)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_17_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 145 'store' <Predicate = (i_0 == 17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 146 'br' <Predicate = (i_0 == 17)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_16_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 147 'store' <Predicate = (i_0 == 16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 148 'br' <Predicate = (i_0 == 16)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_15_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 149 'store' <Predicate = (i_0 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 150 'br' <Predicate = (i_0 == 15)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_14_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 151 'store' <Predicate = (i_0 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 152 'br' <Predicate = (i_0 == 14)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_13_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 153 'store' <Predicate = (i_0 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 154 'br' <Predicate = (i_0 == 13)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_12_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 155 'store' <Predicate = (i_0 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 156 'br' <Predicate = (i_0 == 12)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_11_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 157 'store' <Predicate = (i_0 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 158 'br' <Predicate = (i_0 == 11)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_10_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 159 'store' <Predicate = (i_0 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 160 'br' <Predicate = (i_0 == 10)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_9_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 161 'store' <Predicate = (i_0 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 162 'br' <Predicate = (i_0 == 9)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_8_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 163 'store' <Predicate = (i_0 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 164 'br' <Predicate = (i_0 == 8)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_7_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 165 'store' <Predicate = (i_0 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 166 'br' <Predicate = (i_0 == 7)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_6_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 167 'store' <Predicate = (i_0 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 168 'br' <Predicate = (i_0 == 6)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_5_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 169 'store' <Predicate = (i_0 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 170 'br' <Predicate = (i_0 == 5)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_4_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 171 'store' <Predicate = (i_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 172 'br' <Predicate = (i_0 == 4)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_3_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 173 'store' <Predicate = (i_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 174 'br' <Predicate = (i_0 == 3)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_2_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 175 'store' <Predicate = (i_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 176 'br' <Predicate = (i_0 == 2)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_1_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 177 'store' <Predicate = (i_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 178 'br' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 179 'store' <Predicate = (i_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 180 'br' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "store float %cnn_input_load, float* %conv_1_input_27_add, align 4" [cnn/cnn.cpp:27]   --->   Operation 181 'store' <Predicate = (i_0 == 31) | (i_0 == 30) | (i_0 == 29) | (i_0 == 28) | (i_0 == 27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br label %4" [cnn/cnn.cpp:27]   --->   Operation 182 'br' <Predicate = (i_0 == 31) | (i_0 == 30) | (i_0 == 29) | (i_0 == 28) | (i_0 == 27)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 183 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 183 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x float]* %conv_1_input_0, [28 x float]* %conv_1_input_1, [28 x float]* %conv_1_input_2, [28 x float]* %conv_1_input_3, [28 x float]* %conv_1_input_4, [28 x float]* %conv_1_input_5, [28 x float]* %conv_1_input_6, [28 x float]* %conv_1_input_7, [28 x float]* %conv_1_input_8, [28 x float]* %conv_1_input_9, [28 x float]* %conv_1_input_10, [28 x float]* %conv_1_input_11, [28 x float]* %conv_1_input_12, [28 x float]* %conv_1_input_13, [28 x float]* %conv_1_input_14, [28 x float]* %conv_1_input_15, [28 x float]* %conv_1_input_16, [28 x float]* %conv_1_input_17, [28 x float]* %conv_1_input_18, [28 x float]* %conv_1_input_19, [28 x float]* %conv_1_input_20, [28 x float]* %conv_1_input_21, [28 x float]* %conv_1_input_22, [28 x float]* %conv_1_input_23, [28 x float]* %conv_1_input_24, [28 x float]* %conv_1_input_25, [28 x float]* %conv_1_input_26, [28 x float]* %conv_1_input_27, [4056 x float]* @conv_1_out) nounwind" [cnn/cnn.cpp:33]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 186 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:38]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 192 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 1.76>
ST_14 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 194 [1/1] (1.76ns)   --->   "br label %5" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 194 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 11> <Delay = 1.82>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 195 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 196 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 197 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 198 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 201 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 202 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 203 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (1.76ns)   --->   "br label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 204 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_15 : Operation 205 [1/1] (1.76ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 205 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 16 <SV = 12> <Delay = 5.19>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %7 ]"   --->   Operation 206 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %7 ]"   --->   Operation 207 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %7 ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 208 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 209 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 210 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 211 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %7" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %j_0_i to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 213 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.94ns)   --->   "%add_ln14_4 = add i15 %phi_mul, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 214 'add' 'add_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %zext_ln13, %phi_mul" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 215 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 216 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 217 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 218 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 219 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 219 'load' 'flat_array_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 220 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 220 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 221 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 222 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 222 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 17 <SV = 13> <Delay = 15.6>
ST_17 : Operation 223 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 223 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 224 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 224 'load' 'dense_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_17 : Operation 225 [2/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 225 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 12.3>
ST_18 : Operation 226 [1/2] (12.3ns)   --->   "%tmp_i = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 226 'fmul' 'tmp_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 10.5>
ST_19 : Operation 227 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 227 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 10.5>
ST_20 : Operation 228 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 228 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 10.5>
ST_21 : Operation 229 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 229 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 10.5>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 230 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 231 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "br label %6" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 13.7>
ST_23 : Operation 233 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 233 'load' 'dense_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_23 : Operation 234 [4/4] (10.5ns)   --->   "%tmp_i_43 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 234 'fadd' 'tmp_i_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 10.5>
ST_24 : Operation 235 [3/4] (10.5ns)   --->   "%tmp_i_43 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 235 'fadd' 'tmp_i_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 10.5>
ST_25 : Operation 236 [2/4] (10.5ns)   --->   "%tmp_i_43 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 236 'fadd' 'tmp_i_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 15.9>
ST_26 : Operation 237 [1/4] (10.5ns)   --->   "%tmp_i_43 = fadd float %sum_0_i, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 237 'fadd' 'tmp_i_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_43, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 238 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 9.66>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 239 'getelementptr' 'dense_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i_43 to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 240 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 241 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 242 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 243 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 244 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 244 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 245 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i_43, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 246 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 247 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_43" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 248 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 249 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_27 : Operation 250 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind" [cnn/dense_1.cpp:22->cnn/cnn.cpp:58]   --->   Operation 250 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 251 [1/1] (0.00ns)   --->   "br label %5" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 12> <Delay = 1.78>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%i_0_i30 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]"   --->   Operation 252 'phi' 'i_0_i30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i30, -2" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 253 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 254 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i30, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 255 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 257 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 258 'specregionbegin' 'tmp_11_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i5 %i_0_i30 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 259 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i30 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 260 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (1.76ns)   --->   "br label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 261 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_28 : Operation 262 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 262 'call' <Predicate = (icmp_ln9_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 13> <Delay = 7.04>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%sum_0_i33 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %9 ]"   --->   Operation 263 'phi' 'sum_0_i33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%j_0_i34 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %9 ]"   --->   Operation 264 'phi' 'j_0_i34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i34, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 265 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 266 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i34, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 267 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %9" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %j_0_i34 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 269 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i34, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 270 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i11 %tmp_21 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 271 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_22 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i34, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 272 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i7 %tmp_22 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 273 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 274 'sub' 'sub_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 275 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 275 'add' 'add_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 276 'sext' 'sext_ln14' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 277 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 278 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 279 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 279 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_29 : Operation 280 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 280 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 281 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_29 : Operation 282 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 282 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 30 <SV = 14> <Delay = 15.6>
ST_30 : Operation 283 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 283 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_30 : Operation 284 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 284 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_30 : Operation 285 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 285 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 12.3>
ST_31 : Operation 286 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 286 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 10.5>
ST_32 : Operation 287 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 287 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 10.5>
ST_33 : Operation 288 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 288 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 10.5>
ST_34 : Operation 289 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 289 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 10.5>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 290 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 291 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_0_i33, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 291 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "br label %8" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 14> <Delay = 13.7>
ST_36 : Operation 293 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 293 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_36 : Operation 294 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 294 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 10.5>
ST_37 : Operation 295 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 295 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 10.5>
ST_38 : Operation 296 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 296 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 15.9>
ST_39 : Operation 297 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_0_i33, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 297 'fadd' 'tmp_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 298 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 298 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 8.73>
ST_40 : Operation 299 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 299 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 300 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 301 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 302 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 303 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_19, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 303 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 304 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 304 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 305 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 306 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 306 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_20" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 307 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 308 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 309 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 309 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind" [cnn/dense_2.cpp:22->cnn/cnn.cpp:63]   --->   Operation 310 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "br label %dense_1.exit" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 13> <Delay = 0.00>
ST_41 : Operation 312 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 312 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 313 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 313 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn/cnn.cpp:28) [54]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn/cnn.cpp:23) [55]  (0 ns)
	'add' operation ('i', cnn/cnn.cpp:23) [58]  (1.78 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn/cnn.cpp:28) with incoming values : ('ix_in', cnn/cnn.cpp:28) ('add_ln28', cnn/cnn.cpp:28) [64]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn/cnn.cpp:27) [72]  (0 ns)
	'load' operation ('cnn_input_load', cnn/cnn.cpp:27) on array 'cnn_input' [73]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('cnn_input_load', cnn/cnn.cpp:27) on array 'cnn_input' [73]  (3.25 ns)
	'store' operation ('store_ln27', cnn/cnn.cpp:27) of variable 'cnn_input_load', cnn/cnn.cpp:27 on array 'conv_1_input[24]', cnn/cnn.cpp:19 [111]  (2.32 ns)

 <State 5>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln28', cnn/cnn.cpp:28) [189]  (1.73 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn/dense_1.cpp:9->cnn/cnn.cpp:58) [201]  (1.77 ns)

 <State 15>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn/dense_1.cpp:9->cnn/cnn.cpp:58) [201]  (0 ns)
	'add' operation ('i', cnn/dense_1.cpp:9->cnn/cnn.cpp:58) [204]  (1.83 ns)

 <State 16>: 5.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) with incoming values : ('add_ln14_4', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [215]  (0 ns)
	'add' operation ('add_ln14', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [224]  (1.94 ns)
	'getelementptr' operation ('dense_1_weights_addr', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [226]  (0 ns)
	'load' operation ('dense_1_weights_load', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) on array 'dense_1_weights' [229]  (3.25 ns)

 <State 17>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) on array 'flat_array' [228]  (3.25 ns)
	'fmul' operation ('tmp_i', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [230]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [230]  (12.4 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [231]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [231]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [231]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_1.cpp:14->cnn/cnn.cpp:58) [231]  (10.5 ns)

 <State 23>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_1_bias_load', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) on array 'dense_1_bias' [235]  (3.25 ns)
	'fadd' operation ('tmp_i_43', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [236]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_43', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [236]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_43', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [236]  (10.5 ns)

 <State 26>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_43', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) [236]  (10.5 ns)
	'fcmp' operation ('tmp_s', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [244]  (5.43 ns)

 <State 27>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [244]  (5.43 ns)
	'and' operation ('and_ln19', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [245]  (0 ns)
	'select' operation ('select_ln19', cnn/dense_1.cpp:19->cnn/cnn.cpp:58) [246]  (0.978 ns)
	'store' operation ('store_ln17', cnn/dense_1.cpp:17->cnn/cnn.cpp:58) of variable 'select_ln19', cnn/dense_1.cpp:19->cnn/cnn.cpp:58 on array 'dense_1_out' [247]  (3.25 ns)

 <State 28>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn/dense_2.cpp:9->cnn/cnn.cpp:63) [253]  (0 ns)
	'add' operation ('i', cnn/dense_2.cpp:9->cnn/cnn.cpp:63) [256]  (1.78 ns)

 <State 29>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn/dense_2.cpp:13->cnn/cnn.cpp:63) [266]  (0 ns)
	'sub' operation ('sub_ln14', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [278]  (0 ns)
	'add' operation ('add_ln14_3', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [279]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_addr', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [281]  (0 ns)
	'load' operation ('dense_2_weights_load', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) on array 'dense_2_weights' [284]  (3.25 ns)

 <State 30>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_1_out_load', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) on array 'dense_1_out' [283]  (3.25 ns)
	'fmul' operation ('tmp_7_i', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [285]  (12.4 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [285]  (12.4 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [286]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [286]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [286]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn/dense_2.cpp:14->cnn/cnn.cpp:63) [286]  (10.5 ns)

 <State 36>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_2_bias_load', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) on array 'dense_2_bias' [290]  (3.25 ns)
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [291]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [291]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [291]  (10.5 ns)

 <State 39>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp_i1', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) [291]  (10.5 ns)
	'fcmp' operation ('tmp_20', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [299]  (5.43 ns)

 <State 40>: 8.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [299]  (5.43 ns)
	'and' operation ('and_ln19_1', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [300]  (0 ns)
	'select' operation ('select_ln19_1', cnn/dense_2.cpp:19->cnn/cnn.cpp:63) [301]  (0.978 ns)
	'store' operation ('store_ln17', cnn/dense_2.cpp:17->cnn/cnn.cpp:63) of variable 'select_ln19_1', cnn/dense_2.cpp:19->cnn/cnn.cpp:63 on array 'dense_2_out' [302]  (2.32 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
