** NEW PROJECT **

1- Project name -> flipFlopD
2- CYCLONE IV GX
3- MODEL SIM ALTERNA [ na versao 20] VHDL

** Criar file **

1- clicar ficheiro -> clicar em File -> new -> criar VHDL file


assigments -> settings -> simulation (model simalter / vhdl /) -> more.. -> GF.. ON

** criar university program **

end time  -> 200 ns

grid size -> 10 ns


edit -> insert -> nodefinder -> list

nset -> colocar a 1 ( selecionar com o btn direito) -> colocar de [0 a 30]=0
nrst -> colocar a 1 ( selecionar com o btn direito)
cl   -> 20 em 20 ns por a 1
D    -> [70 a 170]=1
Q    -> OUTPUT
n    -> OUTPUT


** simular **

Simulation settings
1st line:
	change all waveform.wvf to ???.wvf

2nd line  :
	done

3rd line  :
	change waveform.wvf to ???
	retirar -o9???

run



 




