// Seed: 1347478588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge 1 & 1)
    if (id_3) id_3 <= id_6;
    else begin
      id_2 <= id_6;
    end
  assign id_3 = 1;
  reg id_6;
endmodule
