// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module RRArbiterInit_9(
  input         clock,
  input         reset,
  output        io_in_0_ready,
  input         io_in_0_valid,
  input  [47:0] io_in_0_bits_addr,
  input  [49:0] io_in_0_bits_vaddr,
  input  [7:0]  io_in_0_bits_mask,
  input         io_in_0_bits_atomic,
  input         io_in_0_bits_nc,
  input         io_in_0_bits_memBackTypeMM,
  output        io_in_1_ready,
  input         io_in_1_valid,
  input  [47:0] io_in_1_bits_addr,
  input  [49:0] io_in_1_bits_vaddr,
  input  [7:0]  io_in_1_bits_mask,
  input         io_in_1_bits_atomic,
  input         io_in_1_bits_nc,
  input         io_in_1_bits_memBackTypeMM,
  output        io_in_2_ready,
  input         io_in_2_valid,
  input  [47:0] io_in_2_bits_addr,
  input  [49:0] io_in_2_bits_vaddr,
  input  [7:0]  io_in_2_bits_mask,
  input         io_in_2_bits_atomic,
  input         io_in_2_bits_nc,
  input         io_in_2_bits_memBackTypeMM,
  output        io_in_3_ready,
  input         io_in_3_valid,
  input  [47:0] io_in_3_bits_addr,
  input  [49:0] io_in_3_bits_vaddr,
  input  [7:0]  io_in_3_bits_mask,
  input         io_in_3_bits_atomic,
  input         io_in_3_bits_nc,
  input         io_in_3_bits_memBackTypeMM,
  input         io_out_ready,
  output        io_out_valid,
  output [47:0] io_out_bits_addr,
  output [49:0] io_out_bits_vaddr,
  output [7:0]  io_out_bits_mask,
  output [6:0]  io_out_bits_id,
  output        io_out_bits_atomic,
  output        io_out_bits_nc,
  output        io_out_bits_memBackTypeMM
);

  wire [1:0]       io_chosen_choice;
  wire [3:0][6:0]  _GEN = '{7'h3, 7'h2, 7'h1, 7'h0};
  wire [3:0]       _GEN_0 =
    {{io_in_3_valid}, {io_in_2_valid}, {io_in_1_valid}, {io_in_0_valid}};
  wire             io_out_valid_0 = _GEN_0[io_chosen_choice];
  wire [3:0][47:0] _GEN_1 =
    {{io_in_3_bits_addr}, {io_in_2_bits_addr}, {io_in_1_bits_addr}, {io_in_0_bits_addr}};
  wire [3:0][49:0] _GEN_2 =
    {{io_in_3_bits_vaddr},
     {io_in_2_bits_vaddr},
     {io_in_1_bits_vaddr},
     {io_in_0_bits_vaddr}};
  wire [3:0][7:0]  _GEN_3 =
    {{io_in_3_bits_mask}, {io_in_2_bits_mask}, {io_in_1_bits_mask}, {io_in_0_bits_mask}};
  wire [3:0]       _GEN_4 =
    {{io_in_3_bits_atomic},
     {io_in_2_bits_atomic},
     {io_in_1_bits_atomic},
     {io_in_0_bits_atomic}};
  wire [3:0]       _GEN_5 =
    {{io_in_3_bits_nc}, {io_in_2_bits_nc}, {io_in_1_bits_nc}, {io_in_0_bits_nc}};
  wire [3:0]       _GEN_6 =
    {{io_in_3_bits_memBackTypeMM},
     {io_in_2_bits_memBackTypeMM},
     {io_in_1_bits_memBackTypeMM},
     {io_in_0_bits_memBackTypeMM}};
  reg  [1:0]       ctrl_validMask_grantMask_lastGrant;
  wire             ctrl_validMask_grantMask_1 =
    ctrl_validMask_grantMask_lastGrant == 2'h0;
  wire             ctrl_validMask_grantMask_3 =
    ctrl_validMask_grantMask_lastGrant != 2'h3;
  wire             ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;
  wire             ctrl_validMask_2 =
    io_in_2_valid & ~(ctrl_validMask_grantMask_lastGrant[1]);
  wire             ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;
  wire             _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;
  wire             _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;
  wire             _ctrl_T_3 = _ctrl_T_2 | io_in_0_valid;
  wire             _ctrl_T_4 = _ctrl_T_3 | io_in_1_valid;
  wire [1:0]       _GEN_7 =
    io_in_0_valid ? 2'h0 : io_in_1_valid ? 2'h1 : {1'h1, ~io_in_2_valid};
  assign io_chosen_choice =
    ctrl_validMask_1 ? 2'h1 : ctrl_validMask_2 ? 2'h2 : ctrl_validMask_3 ? 2'h3 : _GEN_7;
  always @(posedge clock or posedge reset) begin
    if (reset)
      ctrl_validMask_grantMask_lastGrant <= 2'h0;
    else if (io_out_ready & io_out_valid_0) begin
      if (ctrl_validMask_1)
        ctrl_validMask_grantMask_lastGrant <= 2'h1;
      else if (ctrl_validMask_2)
        ctrl_validMask_grantMask_lastGrant <= 2'h2;
      else if (ctrl_validMask_3)
        ctrl_validMask_grantMask_lastGrant <= 2'h3;
      else
        ctrl_validMask_grantMask_lastGrant <= _GEN_7;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][1:0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        ctrl_validMask_grantMask_lastGrant = 2'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_2 & io_out_ready;
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_3) & io_out_ready;
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ~(ctrl_validMask_grantMask_lastGrant[1]) | ~_ctrl_T_4)
    & io_out_ready;
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~(_ctrl_T_4 | io_in_2_valid))
    & io_out_ready;
  assign io_out_valid = io_out_valid_0;
  assign io_out_bits_addr = _GEN_1[io_chosen_choice];
  assign io_out_bits_vaddr = _GEN_2[io_chosen_choice];
  assign io_out_bits_mask = _GEN_3[io_chosen_choice];
  assign io_out_bits_id = _GEN[io_chosen_choice];
  assign io_out_bits_atomic = _GEN_4[io_chosen_choice];
  assign io_out_bits_nc = _GEN_5[io_chosen_choice];
  assign io_out_bits_memBackTypeMM = _GEN_6[io_chosen_choice];
endmodule

