{"0.3.0":{"info":{"author":"khwong-c64","author_email":"kin.hin.wong.c@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","License :: OSI Approved :: MIT License","License :: Other/Proprietary License","Programming Language :: Python","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.11","Programming Language :: Python :: 3.9"],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"","keywords":"Verilog HDL,SystemVerilog,Synthesizable,RTL,HDL,Hardware Description Language,Code Generation,FPGA,ASIC,EDA,RTL Design","license":"LICENSE","maintainer":"","maintainer_email":"","name":"magia-hdl","package_url":"https://pypi.org/project/magia-hdl/","platform":null,"project_url":"https://pypi.org/project/magia-hdl/","project_urls":null,"provides_extra":null,"release_url":"https://pypi.org/project/magia-hdl/0.3.0/","requires_dist":null,"requires_python":">=3.9,<4.0","summary":"Magia generates Synthesizable SystemVerilog in pythonic syntax","version":"0.3.0","yanked":false,"yanked_reason":null},"last_serial":21959386,"urls":[{"comment_text":"","digests":{"blake2b_256":"ff62c5eb0e035aa4cd813388ba880d9e3d94287a437d86e4caff491b3d7a109f","md5":"7cc77e88d172807ffe811d38da955fa5","sha256":"98770732bad4fc08e1dee57078bf5872a9ce97cc37a5080423975c47067324f5"},"downloads":-1,"filename":"magia_hdl-0.3.0-py3-none-any.whl","has_sig":false,"md5_digest":"7cc77e88d172807ffe811d38da955fa5","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.9,<4.0","size":29173,"upload_time":"2024-01-17T23:12:12","upload_time_iso_8601":"2024-01-17T23:12:12.915080Z","url":"https://files.pythonhosted.org/packages/ff/62/c5eb0e035aa4cd813388ba880d9e3d94287a437d86e4caff491b3d7a109f/magia_hdl-0.3.0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"e5ad234ada3231572980c96d6d6bdc259d87b965388f3a7327f96f66ab957b6d","md5":"39eb3819278bd9bc9e694593379d973e","sha256":"4254671566252d59bccba61eb2e32f262b78401aebbda4e868f43384bb1a6311"},"downloads":-1,"filename":"magia_hdl-0.3.0.tar.gz","has_sig":false,"md5_digest":"39eb3819278bd9bc9e694593379d973e","packagetype":"sdist","python_version":"source","requires_python":">=3.9,<4.0","size":26871,"upload_time":"2024-01-17T23:12:14","upload_time_iso_8601":"2024-01-17T23:12:14.225409Z","url":"https://files.pythonhosted.org/packages/e5/ad/234ada3231572980c96d6d6bdc259d87b965388f3a7327f96f66ab957b6d/magia_hdl-0.3.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.1a0":{"info":{"author":"khwong-c64","author_email":"kin.hin.wong.c@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","License :: OSI Approved :: MIT License","License :: Other/Proprietary License","Programming Language :: Python","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.11","Programming Language :: Python :: 3.12","Programming Language :: Python :: 3.9"],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"","keywords":"Verilog HDL,SystemVerilog,Synthesizable,RTL,HDL,Hardware Description Language,Code Generation,FPGA,ASIC,EDA,RTL Design","license":"LICENSE","maintainer":"","maintainer_email":"","name":"magia-hdl","package_url":"https://pypi.org/project/magia-hdl/","platform":null,"project_url":"https://pypi.org/project/magia-hdl/","project_urls":null,"provides_extra":null,"release_url":"https://pypi.org/project/magia-hdl/0.3.1a0/","requires_dist":null,"requires_python":">=3.9,<4.0","summary":"Magia generates Synthesizable SystemVerilog in pythonic syntax","version":"0.3.1a0","yanked":false,"yanked_reason":null},"last_serial":21959386,"urls":[{"comment_text":"","digests":{"blake2b_256":"4d067c25fe3c168c1cd378bcf84074dfddce306e9aea4822f80a4b669d518673","md5":"67e096077771997f992e3811062384dc","sha256":"81578527e7a5bd601bcebf13361a77fbe5cf197f3de792debb9522a6c0b59be8"},"downloads":-1,"filename":"magia_hdl-0.3.1a0-py3-none-any.whl","has_sig":false,"md5_digest":"67e096077771997f992e3811062384dc","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.9,<4.0","size":30007,"upload_time":"2024-01-17T23:40:46","upload_time_iso_8601":"2024-01-17T23:40:46.845357Z","url":"https://files.pythonhosted.org/packages/4d/06/7c25fe3c168c1cd378bcf84074dfddce306e9aea4822f80a4b669d518673/magia_hdl-0.3.1a0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"65df5315e769b50b842b18f9d5462d6f1b068eba73beb1013ee69df9bc52b601","md5":"f72b4748e7370038f7b40c35b180db20","sha256":"b2c0623c924a4e2daf897678f365e3e4b1259328702bc24f45624e0e93999422"},"downloads":-1,"filename":"magia_hdl-0.3.1a0.tar.gz","has_sig":false,"md5_digest":"f72b4748e7370038f7b40c35b180db20","packagetype":"sdist","python_version":"source","requires_python":">=3.9,<4.0","size":27448,"upload_time":"2024-01-17T23:40:48","upload_time_iso_8601":"2024-01-17T23:40:48.552400Z","url":"https://files.pythonhosted.org/packages/65/df/5315e769b50b842b18f9d5462d6f1b068eba73beb1013ee69df9bc52b601/magia_hdl-0.3.1a0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0":{"info":{"author":"khwong-c64","author_email":"kin.hin.wong.c@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","License :: OSI Approved :: MIT License","License :: Other/Proprietary License","Programming Language :: Python","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.11","Programming Language :: Python :: 3.12","Programming Language :: Python :: 3.9"],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"","keywords":"Verilog HDL,SystemVerilog,Synthesizable,RTL,HDL,Hardware Description Language,Code Generation,FPGA,ASIC,EDA,RTL Design","license":"LICENSE","maintainer":"","maintainer_email":"","name":"magia-hdl","package_url":"https://pypi.org/project/magia-hdl/","platform":null,"project_url":"https://pypi.org/project/magia-hdl/","project_urls":{"Repository":"https://github.com/magia-hdl/magia"},"provides_extra":null,"release_url":"https://pypi.org/project/magia-hdl/0.4.0/","requires_dist":["hdlConvertor-binary (>=2.3,<2.4) ; extra == \"full\""],"requires_python":">=3.9,<4.0","summary":"Magia generates Synthesizable SystemVerilog in pythonic syntax","version":"0.4.0","yanked":false,"yanked_reason":null},"last_serial":21959386,"urls":[{"comment_text":"","digests":{"blake2b_256":"6a71a0520e38ab43fefe4b669935f9fc142bcc6dc54a4b7f6ff355c661135e50","md5":"ca0db0fc80b8aa9e66a973ead90d02f4","sha256":"0d79e0a210731c8a11d68b3f3c9c6a61ad3ac012def102bc609cfb3fb875f5cc"},"downloads":-1,"filename":"magia_hdl-0.4.0-py3-none-any.whl","has_sig":false,"md5_digest":"ca0db0fc80b8aa9e66a973ead90d02f4","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.9,<4.0","size":30466,"upload_time":"2024-01-20T18:21:06","upload_time_iso_8601":"2024-01-20T18:21:06.935980Z","url":"https://files.pythonhosted.org/packages/6a/71/a0520e38ab43fefe4b669935f9fc142bcc6dc54a4b7f6ff355c661135e50/magia_hdl-0.4.0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"851f9296d837a01390720183bf254bd7d7c596de7088ff80890f913dd49e6aed","md5":"b5874a6f5d257f047fb5005b3026f2d6","sha256":"4534fc6b4a84988b6df6d67342e9397e1bb415163fc9f0e8facb83eeae642308"},"downloads":-1,"filename":"magia_hdl-0.4.0.tar.gz","has_sig":false,"md5_digest":"b5874a6f5d257f047fb5005b3026f2d6","packagetype":"sdist","python_version":"source","requires_python":">=3.9,<4.0","size":27989,"upload_time":"2024-01-20T18:21:08","upload_time_iso_8601":"2024-01-20T18:21:08.519862Z","url":"https://files.pythonhosted.org/packages/85/1f/9296d837a01390720183bf254bd7d7c596de7088ff80890f913dd49e6aed/magia_hdl-0.4.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.1":{"info":{"author":"khwong-c64","author_email":"kin.hin.wong.c@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","License :: OSI Approved :: MIT License","License :: Other/Proprietary License","Programming Language :: Python","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.11","Programming Language :: Python :: 3.12","Programming Language :: Python :: 3.9"],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"","keywords":"Verilog HDL,SystemVerilog,Synthesizable,RTL,HDL,Hardware Description Language,Code Generation,FPGA,ASIC,EDA,RTL Design","license":"LICENSE","maintainer":"","maintainer_email":"","name":"magia-hdl","package_url":"https://pypi.org/project/magia-hdl/","platform":null,"project_url":"https://pypi.org/project/magia-hdl/","project_urls":{"Repository":"https://github.com/magia-hdl/magia"},"provides_extra":null,"release_url":"https://pypi.org/project/magia-hdl/0.4.1/","requires_dist":["hdlConvertor-binary (>=2.3,<2.4) ; extra == \"full\""],"requires_python":">=3.9,<4.0","summary":"Magia generates Synthesizable SystemVerilog in pythonic syntax","version":"0.4.1","yanked":false,"yanked_reason":null},"last_serial":21959386,"urls":[{"comment_text":"","digests":{"blake2b_256":"78688c39c6a63e821faa3f686ba41842f76a493d1ee4a51a0797bf25e76de1c4","md5":"acd1266d748570dc29a7f87ae141fd22","sha256":"288e0c63591d6d9f79f9d1538eee9375bc764aaadd2f666cc0292d29c1770904"},"downloads":-1,"filename":"magia_hdl-0.4.1-py3-none-any.whl","has_sig":false,"md5_digest":"acd1266d748570dc29a7f87ae141fd22","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.9,<4.0","size":30617,"upload_time":"2024-01-20T22:28:41","upload_time_iso_8601":"2024-01-20T22:28:41.582166Z","url":"https://files.pythonhosted.org/packages/78/68/8c39c6a63e821faa3f686ba41842f76a493d1ee4a51a0797bf25e76de1c4/magia_hdl-0.4.1-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"f7aca0f14a078cac095227b269e7b7692869c95984bb120ceba2223f95d38c84","md5":"3e64eadb607610d45b15cef6e6a5e9a4","sha256":"b755e63e3c80ecbd7fad2ce6db416bad7b851cd335621c611ba5e7aa16cfe44d"},"downloads":-1,"filename":"magia_hdl-0.4.1.tar.gz","has_sig":false,"md5_digest":"3e64eadb607610d45b15cef6e6a5e9a4","packagetype":"sdist","python_version":"source","requires_python":">=3.9,<4.0","size":28133,"upload_time":"2024-01-20T22:28:42","upload_time_iso_8601":"2024-01-20T22:28:42.603931Z","url":"https://files.pythonhosted.org/packages/f7/ac/a0f14a078cac095227b269e7b7692869c95984bb120ceba2223f95d38c84/magia_hdl-0.4.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.5.0":{"info":{"author":"khwong-c64","author_email":"kin.hin.wong.c@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","License :: OSI Approved :: MIT License","License :: Other/Proprietary License","Programming Language :: Python","Programming Language :: Python :: 3","Programming Language :: Python :: 3.10","Programming Language :: Python :: 3.11","Programming Language :: Python :: 3.12","Programming Language :: Python :: 3.9"],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"","keywords":"Verilog HDL,SystemVerilog,Synthesizable,RTL,HDL,Hardware Description Language,Code Generation,FPGA,ASIC,EDA,RTL Design","license":"LICENSE","maintainer":"","maintainer_email":"","name":"magia-hdl","package_url":"https://pypi.org/project/magia-hdl/","platform":null,"project_url":"https://pypi.org/project/magia-hdl/","project_urls":{"Repository":"https://github.com/magia-hdl/magia"},"provides_extra":null,"release_url":"https://pypi.org/project/magia-hdl/0.5.0/","requires_dist":["hdlConvertor-binary (>=2.3,<2.4) ; extra == \"full\""],"requires_python":">=3.9,<4.0","summary":"Magia generates Synthesizable SystemVerilog in pythonic syntax","version":"0.5.0","yanked":false,"yanked_reason":null},"last_serial":21959386,"urls":[{"comment_text":"","digests":{"blake2b_256":"e6311192288c8b88bcc43246a7aed467a005797c92bfc491fd60b5f41468376b","md5":"d7fc60fcd6d7e5094f4845291c62e02c","sha256":"0193aa571d1a7a7ed5d3dfb7da2c214b5e5a7f498b29fe0f7c856d11d9c9dc44"},"downloads":-1,"filename":"magia_hdl-0.5.0-py3-none-any.whl","has_sig":false,"md5_digest":"d7fc60fcd6d7e5094f4845291c62e02c","packagetype":"bdist_wheel","python_version":"py3","requires_python":">=3.9,<4.0","size":34291,"upload_time":"2024-02-20T20:35:41","upload_time_iso_8601":"2024-02-20T20:35:41.273693Z","url":"https://files.pythonhosted.org/packages/e6/31/1192288c8b88bcc43246a7aed467a005797c92bfc491fd60b5f41468376b/magia_hdl-0.5.0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"5f63caa49d900e5daaa0092557d91dc09f5d8c1fb903efe7da83576bd49242bf","md5":"cd5f71d443543475d674f0f47134731b","sha256":"4b95124c3b4d90f13e2148456d4f93753d1afa13810f6f03e50ffa2d3c1caa63"},"downloads":-1,"filename":"magia_hdl-0.5.0.tar.gz","has_sig":false,"md5_digest":"cd5f71d443543475d674f0f47134731b","packagetype":"sdist","python_version":"source","requires_python":">=3.9,<4.0","size":30853,"upload_time":"2024-02-20T20:35:45","upload_time_iso_8601":"2024-02-20T20:35:45.913482Z","url":"https://files.pythonhosted.org/packages/5f/63/caa49d900e5daaa0092557d91dc09f5d8c1fb903efe7da83576bd49242bf/magia_hdl-0.5.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}