

================================================================
== Vivado HLS Report for 'WBSlave_getLog'
================================================================
* Date:           Wed Jun 29 18:32:11 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fixedpoint
* Solution:       solution1
* Product family: spartan6
* Target device:  xc6slx150tfgg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.71|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     ?|     ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |     ?|     ?|         3|          -|          -|     ?|    no    |
        | + Loop 1.2  |  1040|  1040|        65|          -|          -|    16|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48A|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1072|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|     863|   1087|
|Memory           |        1|      -|      55|     32|
|Multiplexer      |        -|      -|       -|    340|
|Register         |        -|      -|     795|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     14|    1713|   2531|
+-----------------+---------+-------+--------+-------+
|Available        |      268|    180|  184304|  92152|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      7|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48A|  FF | LUT |
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+
    |WBSlave_dcmp_64ns_64ns_1_3_U1      |WBSlave_dcmp_64ns_64ns_1_3      |        0|      0|  130|  132|
    |WBSlave_mul_21s_21s_42_7_U3        |WBSlave_mul_21s_21s_42_7        |        0|      4|    0|    0|
    |WBSlave_mul_31ns_21ns_44_7_U6      |WBSlave_mul_31ns_21ns_44_7      |        0|      4|    0|    0|
    |WBSlave_mul_49ns_21s_69_9_U5       |WBSlave_mul_49ns_21s_69_9       |        0|      6|    0|    0|
    |WBSlave_sitodp_21ns_64_5_U2        |WBSlave_sitodp_21ns_64_5        |        0|      0|  341|  490|
    |WBSlave_udiv_49s_5ns_49_53_seq_U4  |WBSlave_udiv_49s_5ns_49_53_seq  |        0|      0|  392|  465|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                              |                                |        0|     14|  863| 1087|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------------+------------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |            Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------+---------+----+----+------+-----+------+-------------+
    |gradientLUT_V_U  |WBSlave_getLog_gradientLUT_V  |        1|   0|   0|    36|   31|     1|         1116|
    |inputLUT_V_U     |WBSlave_getLog_inputLUT_V     |        0|  13|   8|    36|   13|     1|          468|
    |logLUT_V_U       |WBSlave_getLog_logLUT_V       |        0|  21|  12|    36|   21|     1|          756|
    |offsetLUT_V_U    |WBSlave_getLog_offsetLUT_V    |        0|  21|  12|    36|   21|     1|          756|
    +-----------------+------------------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                              |        1|  55|  32|   144|   86|     4|         3096|
    +-----------------+------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48A| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |exp_V_s_fu_428_p2                   |     +    |      0|  0|  11|          11|           6|
    |i_11_fu_1372_p2                     |     +    |      0|  0|   6|           6|           1|
    |i_12_fu_1161_p2                     |     +    |      0|  0|   5|           5|           1|
    |p_Val2_15_fu_731_p2                 |     +    |      0|  0|  21|          21|          21|
    |p_Val2_34_fu_489_p2                 |     +    |      0|  0|  22|          22|          18|
    |p_Val2_37_fu_1167_p2                |     +    |      0|  0|  70|          70|          70|
    |p_Val2_39_fu_1225_p2                |     +    |      0|  0|  21|          21|          21|
    |p_Val2_42_fu_1020_p2                |     +    |      0|  0|  21|          21|          21|
    |p_Val2_45_fu_1457_p2                |     +    |      0|  0|  21|          21|          21|
    |p_Val2_48_fu_1513_p2                |     +    |      0|  0|  21|          21|          21|
    |p_Val2_40_fu_949_p2                 |     -    |      0|  0|  70|          70|          70|
    |deleted_ones_fu_789_p3              |  Select  |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_770_p3             |  Select  |      0|  0|   1|           1|           1|
    |p_Val2_41_mux_fu_1352_p3            |  Select  |      0|  0|  21|           1|          20|
    |p_Val2_44_mux_fu_573_p3             |  Select  |      0|  0|  21|           1|          20|
    |p_Val2_46_fu_1502_p3                |  Select  |      0|  0|  20|           1|           2|
    |p_Val2_50_mux_fu_883_p3             |  Select  |      0|  0|  21|           1|          20|
    |p_Val2_59_mux_fu_1146_p3            |  Select  |      0|  0|  21|           1|          20|
    |p_Val2_6_fu_890_p3                  |  Select  |      0|  0|  21|           1|          21|
    |p_Val2_7_fu_1154_p3                 |  Select  |      0|  0|  21|           1|          21|
    |p_Val2_8_fu_1359_p3                 |  Select  |      0|  0|  21|           1|          21|
    |p_Val2_s_41_fu_581_p3               |  Select  |      0|  0|  21|           1|          21|
    |power_V_fu_897_p3                   |  Select  |      0|  0|  21|           1|          21|
    |this_assign_1_fu_1542_p3            |  Select  |      0|  0|  21|           1|          21|
    |x_V_fu_589_p3                       |  Select  |      0|  0|  21|           1|          21|
    |ap_sig_bdd_1503                     |    and   |      0|  0|   1|           1|           1|
    |brmerge40_demorgan_i2_fu_839_p2     |    and   |      0|  0|   1|           1|           1|
    |brmerge40_demorgan_i_i2_fu_1302_p2  |    and   |      0|  0|   1|           1|           1|
    |brmerge40_demorgan_i_i_fu_1094_p2   |    and   |      0|  0|   1|           1|           1|
    |carry_4_fu_750_p2                   |    and   |      0|  0|   1|           1|           1|
    |carry_5_fu_1039_p2                  |    and   |      0|  0|   1|           1|           1|
    |carry_6_fu_1245_p2                  |    and   |      0|  0|   1|           1|           1|
    |carry_fu_1480_p2                    |    and   |      0|  0|   1|           1|           1|
    |overflow_10_fu_1296_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_11_fu_1088_p2              |    and   |      0|  0|   1|           1|           1|
    |overflow_8_fu_521_p2                |    and   |      0|  0|   1|           1|           1|
    |overflow_9_fu_833_p2                |    and   |      0|  0|   1|           1|           1|
    |p_38_i2_fu_797_p2                   |    and   |      0|  0|   1|           1|           1|
    |p_38_i_i2_fu_1275_p2                |    and   |      0|  0|   1|           1|           1|
    |p_38_i_i_fu_1065_p2                 |    and   |      0|  0|   1|           1|           1|
    |p_41_i2_fu_783_p2                   |    and   |      0|  0|   1|           1|           1|
    |qb_assign_1_fu_1216_p2              |    and   |      0|  0|   1|           1|           1|
    |qb_assign_2_fu_1011_p2              |    and   |      0|  0|   1|           1|           1|
    |qb_assign_s_fu_722_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp10_fu_1121_p2                    |    and   |      0|  0|   1|           1|           1|
    |tmp11_fu_1323_p2                    |    and   |      0|  0|   1|           1|           1|
    |tmp9_fu_854_p2                      |    and   |      0|  0|   1|           1|           1|
    |tmp_120_fu_481_p2                   |    and   |      0|  0|   1|           1|           1|
    |underflow_6_fu_549_p2               |    and   |      0|  0|   1|           1|           1|
    |underflow_7_fu_860_p2               |    and   |      0|  0|   1|           1|           1|
    |underflow_8_fu_1127_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_9_fu_1329_p2              |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_1536_p2                |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_fu_760_p2           |   icmp   |      0|  0|   3|           5|           2|
    |Range1_all_zeros_fu_765_p2          |   icmp   |      0|  0|   3|           5|           1|
    |Range1_all_zeros_not_fu_1485_p2     |   icmp   |      0|  0|   6|           7|           1|
    |Range2_all_ones_fu_755_p2           |   icmp   |      0|  0|   2|           4|           2|
    |exitcond_fu_613_p2                  |   icmp   |      0|  0|   3|           5|           5|
    |notlhs_fu_455_p2                    |   icmp   |      0|  0|  11|          11|           2|
    |notrhs_fu_461_p2                    |   icmp   |      0|  0|  58|          52|           1|
    |r_5_fu_983_p2                       |   icmp   |      0|  0|  53|          47|           1|
    |r_6_fu_1189_p2                      |   icmp   |      0|  0|  53|          47|           1|
    |r_fu_712_p2                         |   icmp   |      0|  0|  16|          15|           1|
    |tmp_124_fu_537_p2                   |   icmp   |      0|  0|  23|          20|           1|
    |tmp_126_fu_1366_p2                  |   icmp   |      0|  0|   5|           6|           6|
    |tmp_128_fu_1387_p2                  |   icmp   |      0|  0|  24|          21|          21|
    |tmp_134_fu_807_p2                   |   icmp   |      0|  0|  23|          20|           1|
    |tmp_137_fu_1392_p2                  |   icmp   |      0|  0|  24|          21|          21|
    |tmp_142_fu_1312_p2                  |   icmp   |      0|  0|  23|          20|           1|
    |tmp_145_fu_1405_p2                  |   icmp   |      0|  0|  24|          21|          21|
    |tmp_152_fu_1109_p2                  |   icmp   |      0|  0|  23|          20|           1|
    |tmp_155_fu_1530_p2                  |   icmp   |      0|  0|  23|          20|           1|
    |tmp_s_fu_473_p2                     |   icmp   |      0|  0|  24|          21|           1|
    |brmerge6_fu_567_p2                  |    or    |      0|  0|   1|           1|           1|
    |brmerge7_fu_877_p2                  |    or    |      0|  0|   1|           1|           1|
    |brmerge8_fu_1141_p2                 |    or    |      0|  0|   1|           1|           1|
    |brmerge9_fu_1346_p2                 |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_601_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge_i4_fu_823_p2                |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i1_fu_1291_p2             |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i8_fu_865_p2              |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i9_fu_1082_p2             |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_555_p2               |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i3_fu_1132_p2           |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_i4_fu_1334_p2           |    or    |      0|  0|   1|           1|           1|
    |not_carry_5_fu_1049_p2              |    or    |      0|  0|   1|           1|           1|
    |not_carry_6_fu_1261_p2              |    or    |      0|  0|   1|           1|           1|
    |overflow_fu_1496_p2                 |    or    |      0|  0|   1|           1|           1|
    |r_i_i3_fu_717_p2                    |    or    |      0|  0|   1|           1|           1|
    |r_i_i_i2_fu_1210_p2                 |    or    |      0|  0|   1|           1|           1|
    |r_i_i_i_fu_1005_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp8_fu_1490_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_118_fu_467_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_125_fu_543_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_135_fu_849_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_143_fu_1317_p2                  |    or    |      0|  0|   1|           1|           1|
    |tmp_153_fu_1115_p2                  |    or    |      0|  0|   1|           1|           1|
    |brmerge40_i2_fu_843_p2              |    xor   |      0|  0|   2|           1|           2|
    |brmerge40_i_i2_fu_1306_p2           |    xor   |      0|  0|   2|           1|           2|
    |brmerge40_i_i_fu_1099_p2            |    xor   |      0|  0|   2|           1|           2|
    |deleted_zeros_4_fu_1055_p2          |    xor   |      0|  0|   1|           1|           1|
    |deleted_zeros_5_fu_1265_p2          |    xor   |      0|  0|   1|           1|           1|
    |p_Result_52_not_fu_1044_p2          |    xor   |      0|  0|   2|           1|           2|
    |p_Result_55_not_fu_1251_p2          |    xor   |      0|  0|   2|           1|           2|
    |p_not_i3_fu_818_p2                  |    xor   |      0|  0|   2|           1|           2|
    |p_not_i_i2_fu_1285_p2               |    xor   |      0|  0|   2|           1|           2|
    |p_not_i_i_fu_1076_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_122_fu_515_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_123_fu_527_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_130_fu_744_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_131_fu_778_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_132_fu_813_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_133_fu_828_p2                   |    xor   |      0|  0|   2|           1|           2|
    |tmp_139_fu_1239_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_140_fu_1270_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_141_fu_1279_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_148_fu_1474_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_149_fu_1033_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_150_fu_1060_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_151_fu_1070_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_156_fu_1551_p2                  |    xor   |      0|  0|   2|           1|           2|
    |underflow_31_not_fu_561_p2          |    xor   |      0|  0|   2|           1|           2|
    |underflow_32_not_fu_871_p2          |    xor   |      0|  0|   2|           1|           2|
    |underflow_33_not_fu_1136_p2         |    xor   |      0|  0|   2|           1|           2|
    |underflow_34_not_fu_1340_p2         |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1072|         771|         700|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |WBSlave_log_done_V   |    1|          3|    1|          3|
    |WBSlave_log_out_V    |   21|          4|   21|         84|
    |ap_NS_fsm            |  217|         97|    1|         97|
    |i_op_assign_reg_367  |    5|          2|    5|         10|
    |i_reg_394            |    6|          2|    6|         12|
    |inputLUT_V_address0  |    6|          3|    6|         18|
    |p_Val2_36_reg_343    |   21|          2|   21|         42|
    |power_reg_356        |   21|          2|   21|         42|
    |sum_V_phi_fu_383_p8  |   21|          3|   21|         63|
    |sum_V_reg_379        |   21|          4|   21|         84|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  340|        122|  124|        455|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |OP2_V_cast_reg_1588                |  21|   0|   44|         23|
    |OP2_V_reg_1593                     |  42|   0|   42|          0|
    |WBSlave_log_start_V_read_reg_1602  |   1|   0|    1|          0|
    |ap_CS_fsm                          |  97|   0|   97|          0|
    |brmerge_reg_1598                   |   1|   0|    1|          0|
    |carry_6_reg_1820                   |   1|   0|    1|          0|
    |deleted_ones_reg_1684              |   1|   0|    1|          0|
    |deleted_zeros_reg_1679             |   1|   0|    1|          0|
    |dp_s_reg_1573                      |  64|   0|   64|          0|
    |gradientLUT_V_load_reg_1901        |  31|   0|   31|          0|
    |i_11_reg_1852                      |   6|   0|    6|          0|
    |i_op_assign_reg_367                |   5|   0|    5|          0|
    |i_reg_394                          |   6|   0|    6|          0|
    |newsignbit_11_reg_1673             |   1|   0|    1|          0|
    |newsignbit_13_reg_1813             |   1|   0|    1|          0|
    |overflow_11_reg_1777               |   1|   0|    1|          0|
    |p_38_i2_reg_1689                   |   1|   0|    1|          0|
    |p_Result_1_reg_1661                |   5|   0|    5|          0|
    |p_Result_55_not_reg_1825           |   1|   0|    1|          0|
    |p_Result_s_43_reg_1656             |   4|   0|    4|          0|
    |p_Val2_14_reg_1626                 |  21|   0|   21|          0|
    |p_Val2_15_reg_1667                 |  21|   0|   21|          0|
    |p_Val2_36_reg_343                  |  21|   0|   21|          0|
    |p_Val2_39_reg_1807                 |  21|   0|   21|          0|
    |p_Val2_41_reg_1755                 |  21|   0|   21|          0|
    |p_Val2_42_reg_1771                 |  21|   0|   21|          0|
    |p_Val2_44_reg_1916                 |  21|   0|   21|          0|
    |p_Val2_46_reg_1936                 |  20|   0|   20|          0|
    |p_Val2_47_reg_1906                 |  21|   0|   21|          0|
    |power_V_reg_1699                   |  21|   0|   21|          0|
    |power_reg_356                      |  21|   0|   21|          0|
    |qb_assign_2_reg_1766               |   1|   0|    1|          0|
    |qbit_5_reg_1631                    |   1|   0|    1|          0|
    |qbit_7_reg_1736                    |   1|   0|    1|          0|
    |qbit_reg_1921                      |   1|   0|    1|          0|
    |r_V_reg_1705                       |  49|   0|   49|          0|
    |signbit_4_reg_1746                 |   1|   0|    1|          0|
    |signbit_5_reg_1798                 |   1|   0|    1|          0|
    |signbit_reg_1620                   |   1|   0|    1|          0|
    |sum_V_reg_379                      |  21|   0|   21|          0|
    |tmp_118_reg_1583                   |   1|   0|    1|          0|
    |tmp_127_reg_1858                   |   6|   0|   64|         58|
    |tmp_134_reg_1694                   |   1|   0|    1|          0|
    |tmp_137_reg_1874                   |   1|   0|    1|          0|
    |tmp_154_reg_1931                   |   7|   0|    7|          0|
    |tmp_174_cast_reg_1720              |  22|   0|   70|         48|
    |tmp_175_cast_reg_1726              |  70|   0|   70|          0|
    |tmp_179_reg_1636                   |  15|   0|   15|          0|
    |tmp_180_reg_1641                   |   1|   0|    1|          0|
    |tmp_181_reg_1646                   |   1|   0|    1|          0|
    |tmp_183_reg_1651                   |   1|   0|    1|          0|
    |tmp_185_reg_1732                   |   1|   0|    1|          0|
    |tmp_188_reg_1741                   |  47|   0|   47|          0|
    |tmp_192_reg_1830                   |  20|   0|   20|          0|
    |tmp_196_reg_1760                   |   1|   0|    1|          0|
    |tmp_201_reg_1926                   |   1|   0|    1|          0|
    |underflow_8_reg_1783               |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 795|   0|  924|        129|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | WBSlave::WBSlave_WBSlave::getLog | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | WBSlave::WBSlave_WBSlave::getLog | return value |
|WBSlave_log_in_V              |  in |   21|   ap_none  |         WBSlave_log_in_V         |    pointer   |
|WBSlave_log_out_V             | out |   21|   ap_vld   |         WBSlave_log_out_V        |    pointer   |
|WBSlave_log_out_V_ap_vld      | out |    1|   ap_vld   |         WBSlave_log_out_V        |    pointer   |
|WBSlave_log_start_V_i         |  in |    1|   ap_ovld  |        WBSlave_log_start_V       |    pointer   |
|WBSlave_log_start_V_o         | out |    1|   ap_ovld  |        WBSlave_log_start_V       |    pointer   |
|WBSlave_log_start_V_o_ap_vld  | out |    1|   ap_ovld  |        WBSlave_log_start_V       |    pointer   |
|WBSlave_log_done_V            | out |    1|   ap_vld   |        WBSlave_log_done_V        |    pointer   |
|WBSlave_log_done_V_ap_vld     | out |    1|   ap_vld   |        WBSlave_log_done_V        |    pointer   |
+------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 97
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!brmerge)
	80  / (brmerge)
12 --> 
	13  / (!exitcond)
	79  / (exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / (!tmp_185)
	77  / (tmp_185)
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	12  / true
77 --> 
	78  / true
78 --> 
	76  / true
79 --> 
	97  / true
80 --> 
	81  / (tmp_126)
	94  / (!tmp_126)
81 --> 
	95  / (tmp_128)
	82  / (!tmp_128)
82 --> 
	83  / (tmp_137 & tmp_145)
	80  / (!tmp_137) | (!tmp_145)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	97  / true
95 --> 
	96  / true
96 --> 
	94  / true
97 --> 
	10  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_98 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !156

ST_1: stg_99 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !160

ST_1: stg_100 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %adr_i), !map !164

ST_1: stg_101 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_i), !map !168

ST_1: stg_102 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %we_i), !map !172

ST_1: stg_103 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stb_i), !map !176

ST_1: stg_104 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %cyc_i), !map !180

ST_1: stg_105 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %sel_i), !map !184

ST_1: stg_106 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dat_o), !map !188

ST_1: stg_107 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ack_o), !map !192

ST_1: stg_108 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %int_o), !map !196

ST_1: stg_109 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %WBSlave_regs), !map !200

ST_1: stg_110 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap([500 x i32]* %WBSlave_PBuffer), !map !204

ST_1: stg_111 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_CTRL_ADDR_V), !map !208

ST_1: stg_112 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_STAT_ADDR_V), !map !212

ST_1: stg_113 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i21* %WBSlave_log_in_V), !map !216

ST_1: stg_114 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i21* %WBSlave_log_out_V), !map !220

ST_1: stg_115 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_start_V), !map !224

ST_1: stg_116 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %WBSlave_log_done_V), !map !228

ST_1: stg_117 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG0_ADDR_V), !map !232

ST_1: stg_118 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG1_ADDR_V), !map !236

ST_1: stg_119 [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG2_ADDR_V), !map !240

ST_1: stg_120 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG3_ADDR_V), !map !244

ST_1: stg_121 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_REG4_ADDR_V), !map !248

ST_1: stg_122 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_DELAY_ADDR_V), !map !252

ST_1: stg_123 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i3* %WBSlave_LAST_ADDR_V), !map !256

ST_1: stg_124 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [4 x i8]* @p_str10, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_125 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str11, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_126 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str16, i32 0, i32 0, i32* %adr_i) nounwind

ST_1: stg_127 [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [8 x i8]* @p_str15, [6 x i8]* @p_str17, i32 0, i32 0, i32* %dat_i) nounwind

ST_1: stg_128 [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [5 x i8]* @p_str18, i32 0, i32 0, i1* %we_i) nounwind

ST_1: stg_129 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str19, i32 0, i32 0, i1* %stb_i) nounwind

ST_1: stg_130 [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [7 x i8]* @p_str14, [6 x i8]* @p_str20, i32 0, i32 0, i1* %cyc_i) nounwind

ST_1: stg_131 [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 0, [31 x i8]* @p_str21, [6 x i8]* @p_str22, i32 0, i32 0, i4* %sel_i) nounwind

ST_1: stg_132 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [8 x i8]* @p_str15, [6 x i8]* @p_str23, i32 0, i32 0, i32* %dat_o) nounwind

ST_1: stg_133 [1/1] 0.00ns
codeRepl:35  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str24, i32 0, i32 0, i1* %ack_o) nounwind

ST_1: stg_134 [1/1] 0.00ns
codeRepl:36  call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str8, i32 1, [7 x i8]* @p_str14, [6 x i8]* @p_str25, i32 0, i32 0, i1* %int_o) nounwind

ST_1: stg_135 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str8, i32 2, [7 x i8]* @p_str13) nounwind

ST_1: tmp [1/1] 0.00ns
codeRepl:38  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

ST_1: stg_137 [1/1] 0.00ns
codeRepl:39  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str43) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
codeRepl:40  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: stg_139 [1/1] 0.00ns
codeRepl:41  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_start_V, i1 false)

ST_1: stg_140 [1/1] 0.00ns
codeRepl:42  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_done_V, i1 false)

ST_1: empty [1/1] 0.00ns
codeRepl:43  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_40 [1/1] 0.00ns
codeRepl:44  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp)


 <State 2>: 6.37ns
ST_2: p_Val2_s [1/1] 0.00ns
codeRepl:45  %p_Val2_s = call i21 @_ssdm_op_Read.ap_auto.i21P(i21* %WBSlave_log_in_V)

ST_2: dp_s [5/5] 6.37ns
codeRepl:48  %dp_s = sitofp i21 %p_Val2_s to double


 <State 3>: 6.37ns
ST_3: dp_s [4/5] 6.37ns
codeRepl:48  %dp_s = sitofp i21 %p_Val2_s to double


 <State 4>: 6.37ns
ST_4: dp_s [3/5] 6.37ns
codeRepl:48  %dp_s = sitofp i21 %p_Val2_s to double


 <State 5>: 6.37ns
ST_5: dp_s [2/5] 6.37ns
codeRepl:48  %dp_s = sitofp i21 %p_Val2_s to double


 <State 6>: 6.37ns
ST_6: dp_s [1/5] 6.37ns
codeRepl:48  %dp_s = sitofp i21 %p_Val2_s to double


 <State 7>: 5.80ns
ST_7: res_V [1/1] 0.00ns
codeRepl:49  %res_V = bitcast double %dp_s to i64

ST_7: exp_V [1/1] 0.00ns
codeRepl:50  %exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V, i32 52, i32 62)

ST_7: exp_V_s [1/1] 1.73ns
codeRepl:51  %exp_V_s = add i11 %exp_V, -16

ST_7: p_Result_s [1/1] 0.00ns
codeRepl:52  %p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V, i11 %exp_V_s, i32 52, i32 62) nounwind

ST_7: dp [1/1] 0.00ns
codeRepl:53  %dp = bitcast i64 %p_Result_s to double

ST_7: tmp_172 [1/1] 0.00ns
codeRepl:54  %tmp_172 = trunc i64 %res_V to i52

ST_7: notlhs [1/1] 1.97ns
codeRepl:55  %notlhs = icmp ne i11 %exp_V_s, -1

ST_7: notrhs [1/1] 2.14ns
codeRepl:56  %notrhs = icmp eq i52 %tmp_172, 0

ST_7: tmp_118 [1/1] 0.92ns
codeRepl:57  %tmp_118 = or i1 %notrhs, %notlhs

ST_7: tmp_119 [3/3] 4.07ns
codeRepl:58  %tmp_119 = fcmp olt double %dp, 1.000000e-01


 <State 8>: 4.07ns
ST_8: tmp_119 [2/3] 4.07ns
codeRepl:58  %tmp_119 = fcmp olt double %dp, 1.000000e-01


 <State 9>: 8.68ns
ST_9: tmp_s [1/1] 2.10ns
codeRepl:46  %tmp_s = icmp eq i21 %p_Val2_s, 0

ST_9: OP2_V_cast [1/1] 0.00ns
codeRepl:47  %OP2_V_cast = zext i21 %p_Val2_s to i44

ST_9: tmp_119 [1/3] 4.07ns
codeRepl:58  %tmp_119 = fcmp olt double %dp, 1.000000e-01

ST_9: tmp_120 [1/1] 0.92ns
codeRepl:59  %tmp_120 = and i1 %tmp_118, %tmp_119

ST_9: tmp_121 [1/1] 0.00ns
codeRepl:60  %tmp_121 = sext i21 %p_Val2_s to i22

ST_9: p_Val2_34 [1/1] 1.97ns
codeRepl:61  %p_Val2_34 = add i22 %tmp_121, -65536

ST_9: isneg [1/1] 0.00ns
codeRepl:62  %isneg = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_34, i32 21)

ST_9: p_Val2_35 [1/1] 0.00ns
codeRepl:63  %p_Val2_35 = trunc i22 %p_Val2_34 to i21

ST_9: neg_trg_10 [1/1] 0.00ns
codeRepl:64  %neg_trg_10 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_34, i32 20)

ST_9: tmp_122 [1/1] 0.92ns
codeRepl:65  %tmp_122 = xor i1 %isneg, true

ST_9: overflow_8 [1/1] 0.92ns
codeRepl:66  %overflow_8 = and i1 %neg_trg_10, %tmp_122

ST_9: tmp_123 [1/1] 0.92ns
codeRepl:67  %tmp_123 = xor i1 %neg_trg_10, true

ST_9: tmp_176 [1/1] 0.00ns
codeRepl:68  %tmp_176 = trunc i22 %p_Val2_34 to i20

ST_9: tmp_124 [1/1] 2.11ns
codeRepl:69  %tmp_124 = icmp eq i20 %tmp_176, 0

ST_9: tmp_125 [1/1] 0.92ns
codeRepl:70  %tmp_125 = or i1 %tmp_124, %tmp_123

ST_9: underflow_6 [1/1] 0.92ns
codeRepl:71  %underflow_6 = and i1 %isneg, %tmp_125

ST_9: brmerge_i_i [1/1] 0.92ns
codeRepl:72  %brmerge_i_i = or i1 %underflow_6, %overflow_8

ST_9: underflow_31_not [1/1] 0.92ns
codeRepl:73  %underflow_31_not = xor i1 %underflow_6, true

ST_9: brmerge6 [1/1] 0.92ns
codeRepl:74  %brmerge6 = or i1 %overflow_8, %underflow_31_not

ST_9: p_Val2_44_mux [1/1] 0.92ns
codeRepl:75  %p_Val2_44_mux = select i1 %brmerge_i_i, i21 1048575, i21 %p_Val2_35

ST_9: p_Val2_s_41 [1/1] 0.92ns
codeRepl:76  %p_Val2_s_41 = select i1 %underflow_6, i21 -1048575, i21 %p_Val2_35

ST_9: x_V [1/1] 0.92ns
codeRepl:77  %x_V = select i1 %brmerge6, i21 %p_Val2_44_mux, i21 %p_Val2_s_41

ST_9: OP2_V [1/1] 0.00ns
codeRepl:78  %OP2_V = sext i21 %x_V to i42

ST_9: brmerge [1/1] 0.92ns
codeRepl:79  %brmerge = or i1 %tmp_s, %tmp_120

ST_9: stg_184 [1/1] 0.00ns
codeRepl:80  br label %_ZN7_ap_sc_7sc_core4waitEi.exit4


 <State 10>: 0.00ns
ST_10: stg_185 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit4:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: WBSlave_log_start_V_read [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit4:2  %WBSlave_log_start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %WBSlave_log_start_V)

ST_10: stg_187 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit4:3  call void (...)* @_ssdm_op_Poll(i1 %WBSlave_log_start_V_read)


 <State 11>: 1.54ns
ST_11: loop_begin [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit4:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_11: stg_189 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit4:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_190 [1/1] 1.54ns
_ZN7_ap_sc_7sc_core4waitEi.exit4:5  br i1 %brmerge, label %.preheader, label %_ifconv2


 <State 12>: 8.71ns
ST_12: p_Val2_36 [1/1] 0.00ns
_ifconv2:0  %p_Val2_36 = phi i21 [ %sum_V, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit4 ]

ST_12: power [1/1] 0.00ns
_ifconv2:1  %power = phi i21 [ %power_V, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ 65536, %_ZN7_ap_sc_7sc_core4waitEi.exit4 ]

ST_12: i_op_assign [1/1] 0.00ns
_ifconv2:2  %i_op_assign = phi i5 [ %i_12, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ 1, %_ZN7_ap_sc_7sc_core4waitEi.exit4 ]

ST_12: exitcond [1/1] 1.70ns
_ifconv2:3  %exitcond = icmp eq i5 %i_op_assign, -15

ST_12: empty_42 [1/1] 0.00ns
_ifconv2:4  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_12: stg_196 [1/1] 0.00ns
_ifconv2:5  br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit, label %_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv

ST_12: OP1_V [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:0  %OP1_V = sext i21 %power to i42

ST_12: p_Val2_13 [7/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_12: tmp_172_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:46  %tmp_172_cast = zext i5 %i_op_assign to i49

ST_12: r_V [53/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast

ST_12: stg_201 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void @_ssdm_op_Write.ap_auto.i21P(i21* %WBSlave_log_out_V, i21 %p_Val2_36)

ST_12: stg_202 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_done_V, i1 true)


 <State 13>: 8.71ns
ST_13: p_Val2_13 [6/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_13: r_V [52/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 14>: 8.71ns
ST_14: p_Val2_13 [5/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_14: r_V [51/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 15>: 8.71ns
ST_15: p_Val2_13 [4/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_15: r_V [50/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 16>: 8.71ns
ST_16: p_Val2_13 [3/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_16: r_V [49/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 17>: 8.71ns
ST_17: p_Val2_13 [2/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_17: r_V [48/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 18>: 8.71ns
ST_18: p_Val2_13 [1/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:1  %p_Val2_13 = mul nsw i42 %OP2_V, %OP1_V

ST_18: signbit [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:2  %signbit = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 41)

ST_18: p_Val2_14 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:3  %p_Val2_14 = call i21 @_ssdm_op_PartSelect.i21.i42.i32.i32(i42 %p_Val2_13, i32 16, i32 36)

ST_18: qbit_5 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:4  %qbit_5 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 15)

ST_18: tmp_179 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:5  %tmp_179 = trunc i42 %p_Val2_13 to i15

ST_18: tmp_180 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:7  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 36)

ST_18: tmp_181 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:8  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 16)

ST_18: tmp_183 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:16  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %p_Val2_13, i32 37)

ST_18: p_Result_s_43 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:17  %p_Result_s_43 = call i4 @_ssdm_op_PartSelect.i4.i42.i32.i32(i42 %p_Val2_13, i32 38, i32 41)

ST_18: p_Result_1 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:19  %p_Result_1 = call i5 @_ssdm_op_PartSelect.i5.i42.i32.i32(i42 %p_Val2_13, i32 37, i32 41)

ST_18: r_V [47/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 19>: 8.68ns
ST_19: r [1/1] 2.11ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:6  %r = icmp ne i15 %tmp_179, 0

ST_19: r_i_i3 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:9  %r_i_i3 = or i1 %tmp_181, %r

ST_19: qb_assign_s [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:10  %qb_assign_s = and i1 %r_i_i3, %qbit_5

ST_19: tmp_129 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:11  %tmp_129 = zext i1 %qb_assign_s to i21

ST_19: p_Val2_15 [1/1] 1.97ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:12  %p_Val2_15 = add i21 %p_Val2_14, %tmp_129

ST_19: newsignbit_11 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:13  %newsignbit_11 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_15, i32 20)

ST_19: tmp_130 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:14  %tmp_130 = xor i1 %newsignbit_11, true

ST_19: carry_4 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:15  %carry_4 = and i1 %tmp_180, %tmp_130

ST_19: Range2_all_ones [1/1] 1.64ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:18  %Range2_all_ones = icmp eq i4 %p_Result_s_43, -1

ST_19: Range1_all_ones [1/1] 1.70ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:20  %Range1_all_ones = icmp eq i5 %p_Result_1, -1

ST_19: Range1_all_zeros [1/1] 1.70ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:21  %Range1_all_zeros = icmp eq i5 %p_Result_1, 0

ST_19: deleted_zeros [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:22  %deleted_zeros = select i1 %carry_4, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_19: tmp_131 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:23  %tmp_131 = xor i1 %tmp_183, true

ST_19: p_41_i2 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:24  %p_41_i2 = and i1 %Range2_all_ones, %tmp_131

ST_19: deleted_ones [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:25  %deleted_ones = select i1 %carry_4, i1 %p_41_i2, i1 %Range1_all_ones

ST_19: p_38_i2 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:26  %p_38_i2 = and i1 %carry_4, %Range1_all_ones

ST_19: tmp_184 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:34  %tmp_184 = trunc i21 %p_Val2_15 to i20

ST_19: tmp_134 [1/1] 2.11ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:35  %tmp_134 = icmp eq i20 %tmp_184, 0

ST_19: r_V [46/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 20>: 7.36ns
ST_20: tmp_132 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:27  %tmp_132 = xor i1 %p_38_i2, true

ST_20: p_not_i3 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:28  %p_not_i3 = xor i1 %deleted_zeros, true

ST_20: brmerge_i4 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:29  %brmerge_i4 = or i1 %newsignbit_11, %p_not_i3

ST_20: tmp_133 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:30  %tmp_133 = xor i1 %signbit, true

ST_20: overflow_9 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:31  %overflow_9 = and i1 %brmerge_i4, %tmp_133

ST_20: brmerge40_demorgan_i2 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:32  %brmerge40_demorgan_i2 = and i1 %newsignbit_11, %deleted_ones

ST_20: brmerge40_i2 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:33  %brmerge40_i2 = xor i1 %brmerge40_demorgan_i2, true

ST_20: tmp_135 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:36  %tmp_135 = or i1 %tmp_134, %brmerge40_i2

ST_20: tmp9 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:37  %tmp9 = and i1 %tmp_135, %tmp_132

ST_20: underflow_7 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:38  %underflow_7 = and i1 %tmp9, %signbit

ST_20: brmerge_i_i8 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:39  %brmerge_i_i8 = or i1 %underflow_7, %overflow_9

ST_20: underflow_32_not [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:40  %underflow_32_not = xor i1 %underflow_7, true

ST_20: brmerge7 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:41  %brmerge7 = or i1 %overflow_9, %underflow_32_not

ST_20: p_Val2_50_mux [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:42  %p_Val2_50_mux = select i1 %brmerge_i_i8, i21 1048575, i21 %p_Val2_15

ST_20: p_Val2_6 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:43  %p_Val2_6 = select i1 %underflow_7, i21 -1048575, i21 %p_Val2_15

ST_20: power_V [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:44  %power_V = select i1 %brmerge7, i21 %p_Val2_50_mux, i21 %p_Val2_6

ST_20: r_V [45/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 21>: 5.57ns
ST_21: r_V [44/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 22>: 5.57ns
ST_22: r_V [43/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 23>: 5.57ns
ST_23: r_V [42/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 24>: 5.57ns
ST_24: r_V [41/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 25>: 5.57ns
ST_25: r_V [40/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 26>: 5.57ns
ST_26: r_V [39/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 27>: 5.57ns
ST_27: r_V [38/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 28>: 5.57ns
ST_28: r_V [37/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 29>: 5.57ns
ST_29: r_V [36/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 30>: 5.57ns
ST_30: r_V [35/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 31>: 5.57ns
ST_31: r_V [34/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 32>: 5.57ns
ST_32: r_V [33/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 33>: 5.57ns
ST_33: r_V [32/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 34>: 5.57ns
ST_34: r_V [31/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 35>: 5.57ns
ST_35: r_V [30/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 36>: 5.57ns
ST_36: r_V [29/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 37>: 5.57ns
ST_37: r_V [28/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 38>: 5.57ns
ST_38: r_V [27/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 39>: 5.57ns
ST_39: r_V [26/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 40>: 5.57ns
ST_40: r_V [25/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 41>: 5.57ns
ST_41: r_V [24/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 42>: 5.57ns
ST_42: r_V [23/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 43>: 5.57ns
ST_43: r_V [22/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 44>: 5.57ns
ST_44: r_V [21/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 45>: 5.57ns
ST_45: r_V [20/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 46>: 5.57ns
ST_46: r_V [19/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 47>: 5.57ns
ST_47: r_V [18/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 48>: 5.57ns
ST_48: r_V [17/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 49>: 5.57ns
ST_49: r_V [16/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 50>: 5.57ns
ST_50: r_V [15/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 51>: 5.57ns
ST_51: r_V [14/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 52>: 5.57ns
ST_52: r_V [13/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 53>: 5.57ns
ST_53: r_V [12/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 54>: 5.57ns
ST_54: r_V [11/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 55>: 5.57ns
ST_55: r_V [10/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 56>: 5.57ns
ST_56: r_V [9/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 57>: 5.57ns
ST_57: r_V [8/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 58>: 5.57ns
ST_58: r_V [7/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 59>: 5.57ns
ST_59: r_V [6/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 60>: 5.57ns
ST_60: r_V [5/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 61>: 5.57ns
ST_61: r_V [4/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 62>: 5.57ns
ST_62: r_V [3/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 63>: 5.57ns
ST_63: r_V [2/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 64>: 5.57ns
ST_64: r_V [1/53] 5.57ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:47  %r_V = udiv i49 -281474976710656, %tmp_172_cast


 <State 65>: 8.71ns
ST_65: OP1_V_6_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:48  %OP1_V_6_cast = zext i49 %r_V to i69

ST_65: OP2_V_5_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:49  %OP2_V_5_cast = sext i21 %power_V to i69

ST_65: p_Val2_16 [9/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 66>: 8.71ns
ST_66: p_Val2_16 [8/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 67>: 8.71ns
ST_67: p_Val2_16 [7/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 68>: 8.71ns
ST_68: p_Val2_16 [6/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 69>: 8.71ns
ST_69: p_Val2_16 [5/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 70>: 8.71ns
ST_70: p_Val2_16 [4/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 71>: 8.71ns
ST_71: p_Val2_16 [3/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 72>: 8.71ns
ST_72: p_Val2_16 [2/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast


 <State 73>: 8.71ns
ST_73: stg_314 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:45  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_73: p_Val2_16 [1/9] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:50  %p_Val2_16 = mul i69 %OP1_V_6_cast, %OP2_V_5_cast

ST_73: tmp_136 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:51  %tmp_136 = call i69 @_ssdm_op_BitConcatenate.i69.i21.i48(i21 %p_Val2_36, i48 0)

ST_73: tmp_174_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:52  %tmp_174_cast = sext i69 %tmp_136 to i70

ST_73: tmp_175_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:53  %tmp_175_cast = sext i69 %p_Val2_16 to i70

ST_73: tmp_185 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:54  %tmp_185 = trunc i5 %i_op_assign to i1

ST_73: stg_320 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit24_ifconv:55  br i1 %tmp_185, label %_ifconv1, label %_ifconv

ST_73: qbit_7 [1/1] 0.00ns
_ifconv1:3  %qbit_7 = call i1 @_ssdm_op_BitSelect.i1.i69.i32(i69 %p_Val2_16, i32 47)

ST_73: tmp_188 [1/1] 0.00ns
_ifconv1:4  %tmp_188 = trunc i69 %p_Val2_16 to i47


 <State 74>: 6.88ns
ST_74: p_Val2_40 [1/1] 2.93ns
_ifconv:0  %p_Val2_40 = sub i70 %tmp_174_cast, %tmp_175_cast

ST_74: signbit_4 [1/1] 0.00ns
_ifconv:1  %signbit_4 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_40, i32 69)

ST_74: p_Val2_41 [1/1] 0.00ns
_ifconv:2  %p_Val2_41 = call i21 @_ssdm_op_PartSelect.i21.i70.i32.i32(i70 %p_Val2_40, i32 48, i32 68)

ST_74: qbit_6 [1/1] 0.00ns
_ifconv:3  %qbit_6 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_40, i32 47)

ST_74: tmp_195 [1/1] 0.00ns
_ifconv:4  %tmp_195 = trunc i70 %p_Val2_40 to i47

ST_74: r_5 [1/1] 2.11ns
_ifconv:5  %r_5 = icmp ne i47 %tmp_195, 0

ST_74: tmp_196 [1/1] 0.00ns
_ifconv:6  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_40, i32 68)

ST_74: tmp_197 [1/1] 0.00ns
_ifconv:7  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_40, i32 48)

ST_74: r_i_i_i [1/1] 0.92ns
_ifconv:8  %r_i_i_i = or i1 %tmp_197, %r_5

ST_74: qb_assign_2 [1/1] 0.92ns
_ifconv:9  %qb_assign_2 = and i1 %r_i_i_i, %qbit_6


 <State 75>: 7.49ns
ST_75: tmp_146 [1/1] 0.00ns
_ifconv:10  %tmp_146 = zext i1 %qb_assign_2 to i21

ST_75: p_Val2_42 [1/1] 1.97ns
_ifconv:11  %p_Val2_42 = add i21 %p_Val2_41, %tmp_146

ST_75: newsignbit_12 [1/1] 0.00ns
_ifconv:12  %newsignbit_12 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_42, i32 20)

ST_75: tmp_149 [1/1] 0.92ns
_ifconv:13  %tmp_149 = xor i1 %newsignbit_12, true

ST_75: carry_5 [1/1] 0.92ns
_ifconv:14  %carry_5 = and i1 %tmp_196, %tmp_149

ST_75: p_Result_52_not [1/1] 0.92ns
_ifconv:15  %p_Result_52_not = xor i1 %tmp_196, true

ST_75: not_carry_5 [1/1] 0.92ns
_ifconv:16  %not_carry_5 = or i1 %newsignbit_12, %p_Result_52_not

ST_75: deleted_zeros_4 [1/1] 0.92ns
_ifconv:17  %deleted_zeros_4 = xor i1 %signbit_4, %not_carry_5

ST_75: tmp_150 [1/1] 0.92ns
_ifconv:18  %tmp_150 = xor i1 %signbit_4, true

ST_75: p_38_i_i [1/1] 0.92ns
_ifconv:19  %p_38_i_i = and i1 %carry_5, %signbit_4

ST_75: tmp_151 [1/1] 0.92ns
_ifconv:20  %tmp_151 = xor i1 %p_38_i_i, true

ST_75: p_not_i_i [1/1] 0.92ns
_ifconv:21  %p_not_i_i = xor i1 %deleted_zeros_4, true

ST_75: brmerge_i_i9 [1/1] 0.92ns
_ifconv:22  %brmerge_i_i9 = or i1 %newsignbit_12, %p_not_i_i

ST_75: overflow_11 [1/1] 0.92ns
_ifconv:23  %overflow_11 = and i1 %brmerge_i_i9, %tmp_150

ST_75: brmerge40_demorgan_i_i [1/1] 0.92ns
_ifconv:24  %brmerge40_demorgan_i_i = and i1 %signbit_4, %newsignbit_12

ST_75: brmerge40_i_i [1/1] 0.92ns
_ifconv:25  %brmerge40_i_i = xor i1 %brmerge40_demorgan_i_i, true

ST_75: tmp_199 [1/1] 0.00ns
_ifconv:26  %tmp_199 = trunc i21 %p_Val2_42 to i20

ST_75: tmp_152 [1/1] 2.11ns
_ifconv:27  %tmp_152 = icmp eq i20 %tmp_199, 0

ST_75: tmp_153 [1/1] 0.92ns
_ifconv:28  %tmp_153 = or i1 %tmp_152, %brmerge40_i_i

ST_75: tmp10 [1/1] 0.92ns
_ifconv:29  %tmp10 = and i1 %tmp_153, %tmp_151

ST_75: underflow_8 [1/1] 0.92ns
_ifconv:30  %underflow_8 = and i1 %tmp10, %signbit_4


 <State 76>: 3.38ns
ST_76: brmerge_i_i_i3 [1/1] 0.92ns
_ifconv:31  %brmerge_i_i_i3 = or i1 %underflow_8, %overflow_11

ST_76: underflow_33_not [1/1] 0.92ns
_ifconv:32  %underflow_33_not = xor i1 %underflow_8, true

ST_76: brmerge8 [1/1] 0.92ns
_ifconv:33  %brmerge8 = or i1 %overflow_11, %underflow_33_not

ST_76: p_Val2_59_mux [1/1] 0.92ns
_ifconv:34  %p_Val2_59_mux = select i1 %brmerge_i_i_i3, i21 1048575, i21 %p_Val2_42

ST_76: stg_358 [1/1] 1.54ns
_ifconv:35  br i1 %brmerge8, label %_ZN7_ap_sc_7sc_core4waitEi.exit2, label %._crit_edge1.i.i.i449

ST_76: p_Val2_7 [1/1] 0.92ns
._crit_edge1.i.i.i449:0  %p_Val2_7 = select i1 %underflow_8, i21 -1048575, i21 %p_Val2_42

ST_76: stg_360 [1/1] 1.54ns
._crit_edge1.i.i.i449:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_76: sum_V [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %sum_V = phi i21 [ %p_Val2_7, %._crit_edge1.i.i.i449 ], [ %p_Val2_59_mux, %_ifconv ], [ %p_Val2_8, %._crit_edge1.i.i.i486 ], [ %p_Val2_41_mux, %_ifconv1 ]

ST_76: stg_362 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_76: i_12 [1/1] 1.65ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  %i_12 = add i5 %i_op_assign, 1

ST_76: stg_364 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  br label %_ifconv2


 <State 77>: 8.58ns
ST_77: p_Val2_37 [1/1] 2.93ns
_ifconv1:0  %p_Val2_37 = add i70 %tmp_174_cast, %tmp_175_cast

ST_77: signbit_5 [1/1] 0.00ns
_ifconv1:1  %signbit_5 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_37, i32 69)

ST_77: p_Val2_38 [1/1] 0.00ns
_ifconv1:2  %p_Val2_38 = call i21 @_ssdm_op_PartSelect.i21.i70.i32.i32(i70 %p_Val2_37, i32 48, i32 68)

ST_77: r_6 [1/1] 2.11ns
_ifconv1:5  %r_6 = icmp ne i47 %tmp_188, 0

ST_77: tmp_189 [1/1] 0.00ns
_ifconv1:6  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_37, i32 68)

ST_77: tmp_190 [1/1] 0.00ns
_ifconv1:7  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i70.i32(i70 %p_Val2_37, i32 48)

ST_77: r_i_i_i2 [1/1] 0.92ns
_ifconv1:8  %r_i_i_i2 = or i1 %tmp_190, %r_6

ST_77: qb_assign_1 [1/1] 0.92ns
_ifconv1:9  %qb_assign_1 = and i1 %r_i_i_i2, %qbit_7

ST_77: tmp_138 [1/1] 0.00ns
_ifconv1:10  %tmp_138 = zext i1 %qb_assign_1 to i21

ST_77: p_Val2_39 [1/1] 1.97ns
_ifconv1:11  %p_Val2_39 = add i21 %p_Val2_38, %tmp_138

ST_77: newsignbit_13 [1/1] 0.00ns
_ifconv1:12  %newsignbit_13 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_39, i32 20)

ST_77: tmp_139 [1/1] 0.92ns
_ifconv1:13  %tmp_139 = xor i1 %newsignbit_13, true

ST_77: carry_6 [1/1] 0.92ns
_ifconv1:14  %carry_6 = and i1 %tmp_189, %tmp_139

ST_77: p_Result_55_not [1/1] 0.92ns
_ifconv1:15  %p_Result_55_not = xor i1 %tmp_189, true

ST_77: tmp_192 [1/1] 0.00ns
_ifconv1:26  %tmp_192 = trunc i21 %p_Val2_39 to i20


 <State 78>: 8.25ns
ST_78: not_carry_6 [1/1] 0.92ns
_ifconv1:16  %not_carry_6 = or i1 %newsignbit_13, %p_Result_55_not

ST_78: deleted_zeros_5 [1/1] 0.92ns
_ifconv1:17  %deleted_zeros_5 = xor i1 %signbit_5, %not_carry_6

ST_78: tmp_140 [1/1] 0.92ns
_ifconv1:18  %tmp_140 = xor i1 %signbit_5, true

ST_78: p_38_i_i2 [1/1] 0.92ns
_ifconv1:19  %p_38_i_i2 = and i1 %carry_6, %signbit_5

ST_78: tmp_141 [1/1] 0.92ns
_ifconv1:20  %tmp_141 = xor i1 %p_38_i_i2, true

ST_78: p_not_i_i2 [1/1] 0.92ns
_ifconv1:21  %p_not_i_i2 = xor i1 %deleted_zeros_5, true

ST_78: brmerge_i_i1 [1/1] 0.92ns
_ifconv1:22  %brmerge_i_i1 = or i1 %newsignbit_13, %p_not_i_i2

ST_78: overflow_10 [1/1] 0.92ns
_ifconv1:23  %overflow_10 = and i1 %brmerge_i_i1, %tmp_140

ST_78: brmerge40_demorgan_i_i2 [1/1] 0.92ns
_ifconv1:24  %brmerge40_demorgan_i_i2 = and i1 %signbit_5, %newsignbit_13

ST_78: brmerge40_i_i2 [1/1] 0.92ns
_ifconv1:25  %brmerge40_i_i2 = xor i1 %brmerge40_demorgan_i_i2, true

ST_78: tmp_142 [1/1] 2.11ns
_ifconv1:27  %tmp_142 = icmp eq i20 %tmp_192, 0

ST_78: tmp_143 [1/1] 0.92ns
_ifconv1:28  %tmp_143 = or i1 %tmp_142, %brmerge40_i_i2

ST_78: tmp11 [1/1] 0.92ns
_ifconv1:29  %tmp11 = and i1 %tmp_143, %tmp_141

ST_78: underflow_9 [1/1] 0.92ns
_ifconv1:30  %underflow_9 = and i1 %tmp11, %signbit_5

ST_78: brmerge_i_i_i4 [1/1] 0.92ns
_ifconv1:31  %brmerge_i_i_i4 = or i1 %underflow_9, %overflow_10

ST_78: underflow_34_not [1/1] 0.92ns
_ifconv1:32  %underflow_34_not = xor i1 %underflow_9, true

ST_78: brmerge9 [1/1] 0.92ns
_ifconv1:33  %brmerge9 = or i1 %overflow_10, %underflow_34_not

ST_78: p_Val2_41_mux [1/1] 0.92ns
_ifconv1:34  %p_Val2_41_mux = select i1 %brmerge_i_i_i4, i21 1048575, i21 %p_Val2_39

ST_78: stg_398 [1/1] 1.54ns
_ifconv1:35  br i1 %brmerge9, label %_ZN7_ap_sc_7sc_core4waitEi.exit2, label %._crit_edge1.i.i.i486

ST_78: p_Val2_8 [1/1] 0.92ns
._crit_edge1.i.i.i486:0  %p_Val2_8 = select i1 %underflow_9, i21 -1048575, i21 %p_Val2_39

ST_78: stg_400 [1/1] 1.54ns
._crit_edge1.i.i.i486:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 79>: 0.00ns
ST_79: stg_401 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_79: stg_402 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  br label %3


 <State 80>: 2.39ns
ST_80: i [1/1] 0.00ns
.preheader:0  %i = phi i6 [ %i_11, %_ZN7_ap_sc_7sc_core4waitEi.exit20 ], [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit4 ]

ST_80: tmp_126 [1/1] 1.76ns
.preheader:1  %tmp_126 = icmp ult i6 %i, -29

ST_80: i_11 [1/1] 1.65ns
.preheader:2  %i_11 = add i6 %i, 1

ST_80: stg_406 [1/1] 0.00ns
.preheader:3  br i1 %tmp_126, label %0, label %.loopexit

ST_80: tmp_127 [1/1] 0.00ns
:0  %tmp_127 = zext i6 %i to i64

ST_80: inputLUT_V_addr [1/1] 0.00ns
:1  %inputLUT_V_addr = getelementptr [36 x i13]* @inputLUT_V, i64 0, i64 %tmp_127

ST_80: inputLUT_V_load [2/2] 2.39ns
:2  %inputLUT_V_load = load i13* %inputLUT_V_addr, align 2


 <State 81>: 4.49ns
ST_81: inputLUT_V_load [1/2] 2.39ns
:2  %inputLUT_V_load = load i13* %inputLUT_V_addr, align 2

ST_81: inputLUT_V_load_cast [1/1] 0.00ns
:3  %inputLUT_V_load_cast = zext i13 %inputLUT_V_load to i21

ST_81: tmp_128 [1/1] 2.10ns
:4  %tmp_128 = icmp eq i21 %p_Val2_s, %inputLUT_V_load_cast

ST_81: stg_413 [1/1] 0.00ns
:5  br i1 %tmp_128, label %_ZN7_ap_sc_7sc_core4waitEi.exit6, label %1

ST_81: tmp_137 [1/1] 2.10ns
:0  %tmp_137 = icmp sgt i21 %p_Val2_s, %inputLUT_V_load_cast

ST_81: stg_415 [1/1] 0.00ns
:1  br i1 %tmp_137, label %2, label %_ZN7_ap_sc_7sc_core4waitEi.exit20

ST_81: tmp_144 [1/1] 0.00ns
:0  %tmp_144 = zext i6 %i_11 to i64

ST_81: inputLUT_V_addr_1 [1/1] 0.00ns
:1  %inputLUT_V_addr_1 = getelementptr [36 x i13]* @inputLUT_V, i64 0, i64 %tmp_144

ST_81: inputLUT_V_load_1 [2/2] 2.39ns
:2  %inputLUT_V_load_1 = load i13* %inputLUT_V_addr_1, align 2

ST_81: logLUT_V_addr [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:0  %logLUT_V_addr = getelementptr [36 x i21]* @logLUT_V, i64 0, i64 %tmp_127

ST_81: logLUT_V_load [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:1  %logLUT_V_load = load i21* %logLUT_V_addr, align 4


 <State 82>: 4.49ns
ST_82: inputLUT_V_load_1 [1/2] 2.39ns
:2  %inputLUT_V_load_1 = load i13* %inputLUT_V_addr_1, align 2

ST_82: inputLUT_V_load_1_cast [1/1] 0.00ns
:3  %inputLUT_V_load_1_cast = zext i13 %inputLUT_V_load_1 to i21

ST_82: tmp_145 [1/1] 2.10ns
:4  %tmp_145 = icmp slt i21 %p_Val2_s, %inputLUT_V_load_1_cast

ST_82: stg_424 [1/1] 0.00ns
:5  br i1 %tmp_145, label %_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv, label %_ZN7_ap_sc_7sc_core4waitEi.exit20

ST_82: stg_425 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit20:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_82: stg_426 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit20:1  br label %.preheader

ST_82: gradientLUT_V_addr [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:0  %gradientLUT_V_addr = getelementptr [36 x i31]* @gradientLUT_V, i64 0, i64 %tmp_127

ST_82: gradientLUT_V_load [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:1  %gradientLUT_V_load = load i31* %gradientLUT_V_addr, align 4

ST_82: stg_429 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:19  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_82: offsetLUT_V_addr [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:20  %offsetLUT_V_addr = getelementptr [36 x i21]* @offsetLUT_V, i64 0, i64 %tmp_127

ST_82: p_Val2_47 [2/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:21  %p_Val2_47 = load i21* %offsetLUT_V_addr, align 4


 <State 83>: 2.39ns
ST_83: gradientLUT_V_load [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:1  %gradientLUT_V_load = load i31* %gradientLUT_V_addr, align 4

ST_83: p_Val2_47 [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:21  %p_Val2_47 = load i21* %offsetLUT_V_addr, align 4


 <State 84>: 8.71ns
ST_84: OP1_V_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:2  %OP1_V_cast = zext i31 %gradientLUT_V_load to i44

ST_84: p_Val2_43 [7/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast


 <State 85>: 8.71ns
ST_85: p_Val2_43 [6/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast


 <State 86>: 8.71ns
ST_86: p_Val2_43 [5/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast


 <State 87>: 8.71ns
ST_87: p_Val2_43 [4/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast


 <State 88>: 8.71ns
ST_88: p_Val2_43 [3/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast


 <State 89>: 8.71ns
ST_89: p_Val2_43 [2/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast


 <State 90>: 8.71ns
ST_90: p_Val2_43 [1/7] 8.71ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:3  %p_Val2_43 = mul i44 %OP1_V_cast, %OP2_V_cast

ST_90: p_Val2_44 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:4  %p_Val2_44 = call i21 @_ssdm_op_PartSelect.i21.i44.i32.i32(i44 %p_Val2_43, i32 16, i32 36)

ST_90: qbit [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:5  %qbit = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %p_Val2_43, i32 15)

ST_90: tmp_201 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:6  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %p_Val2_43, i32 36)

ST_90: tmp_154 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:13  %tmp_154 = call i7 @_ssdm_op_PartSelect.i7.i44.i32.i32(i44 %p_Val2_43, i32 37, i32 43)


 <State 91>: 5.65ns
ST_91: tmp_147 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:7  %tmp_147 = zext i1 %qbit to i21

ST_91: p_Val2_45 [1/1] 1.97ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:8  %p_Val2_45 = add i21 %p_Val2_44, %tmp_147

ST_91: tmp_202 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:9  %tmp_202 = trunc i21 %p_Val2_45 to i20

ST_91: newsignbit [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:10  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_45, i32 20)

ST_91: tmp_148 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:11  %tmp_148 = xor i1 %newsignbit, true

ST_91: carry [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:12  %carry = and i1 %tmp_201, %tmp_148

ST_91: Range1_all_zeros_not [1/1] 1.81ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:14  %Range1_all_zeros_not = icmp ne i7 %tmp_154, 0

ST_91: tmp8 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:15  %tmp8 = or i1 %Range1_all_zeros_not, %newsignbit

ST_91: overflow [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:16  %overflow = or i1 %tmp8, %carry

ST_91: p_Val2_46 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:17  %p_Val2_46 = select i1 %overflow, i20 -1, i20 %tmp_202


 <State 92>: 5.92ns
ST_92: p_Val2_68_cast [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:18  %p_Val2_68_cast = zext i20 %p_Val2_46 to i21

ST_92: p_Val2_48 [1/1] 1.97ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:22  %p_Val2_48 = add i21 %p_Val2_47, %p_Val2_68_cast

ST_92: isneg_6 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:23  %isneg_6 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %p_Val2_48, i32 20)

ST_92: tmp_205 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:24  %tmp_205 = trunc i21 %p_Val2_48 to i20

ST_92: tmp_155 [1/1] 2.11ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:25  %tmp_155 = icmp eq i20 %tmp_205, 0

ST_92: underflow [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:26  %underflow = and i1 %isneg_6, %tmp_155

ST_92: this_assign_1 [1/1] 0.92ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:27  %this_assign_1 = select i1 %underflow, i21 -1048575, i21 %p_Val2_48

ST_92: stg_463 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:28  call void @_ssdm_op_Write.ap_auto.i21P(i21* %WBSlave_log_out_V, i21 %this_assign_1)


 <State 93>: 0.00ns
ST_93: stg_464 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:29  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_93: stg_465 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:30  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_done_V, i1 true)


 <State 94>: 0.00ns
ST_94: stg_466 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:31  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_94: stg_467 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit12_ifconv:32  br label %.loopexit

ST_94: stg_468 [1/1] 0.00ns
.loopexit:0  br label %3


 <State 95>: 2.39ns
ST_95: logLUT_V_load [1/2] 2.39ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:1  %logLUT_V_load = load i21* %logLUT_V_addr, align 4

ST_95: stg_470 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:2  call void @_ssdm_op_Write.ap_auto.i21P(i21* %WBSlave_log_out_V, i21 %logLUT_V_load)

ST_95: stg_471 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_done_V, i1 true)


 <State 96>: 0.00ns
ST_96: stg_472 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_96: stg_473 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit6:5  br label %.loopexit


 <State 97>: 0.92ns
ST_97: stg_474 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_97: tmp_156 [1/1] 0.92ns
:1  %tmp_156 = xor i1 %WBSlave_log_start_V_read, true

ST_97: stg_476 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Poll(i1 %tmp_156)

ST_97: stg_477 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.i1P(i1* %WBSlave_log_done_V, i1 false)

ST_97: stg_478 [1/1] 0.00ns
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x5544dc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x89236f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adr_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x88ab100; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dat_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x9062cc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x3542d80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stb_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x921e4e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cyc_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x9221d50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x9225630; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dat_o]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x61833f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ack_o]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x7213180; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ int_o]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; mode=0x83da580; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WBSlave_regs]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; mode=0x84e1e90; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ WBSlave_PBuffer]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; mode=0x83dab50; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ WBSlave_CTRL_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x83db2a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_STAT_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x84e2460; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_log_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x84f66b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_log_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x83dccd0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WBSlave_log_start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x83dbe50; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ WBSlave_log_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x84e2a30; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WBSlave_REG0_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x83df250; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG1_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x83d2700; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG2_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x84e3000; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG3_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x83e2050; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_REG4_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7725d20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_DELAY_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x62fe180; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WBSlave_LAST_ADDR_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x62d9620; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputLUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x771b940; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ logLUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x735db60; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gradientLUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x78ec840; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ offsetLUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x85206a0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_98                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_99                   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_100                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_101                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_102                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_103                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_104                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_105                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_106                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_107                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_108                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_109                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_110                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_111                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_112                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_113                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_114                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_115                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_116                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_117                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_118                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_119                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_120                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_121                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_122                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_123                  (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_124                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_125                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_126                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_127                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_128                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_129                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_130                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_131                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_132                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_133                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_134                  (specport         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_135                  (specprocessdef   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                      (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_137                  (specprotocol     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_ssdm_reset_v           (specstatebegin   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_139                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_140                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                    (specstateend     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_40                 (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s                 (read             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
dp_s                     (sitodp           ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_V                    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_V                    (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_V_s                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s               (partset          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dp                       (bitcast          ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_172                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                   (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs                   (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_118                  (or               ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                    (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OP2_V_cast               (zext             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_119                  (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_120                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_121                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_34                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isneg                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_35                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
neg_trg_10               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_122                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
overflow_8               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_123                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_176                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_124                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_125                  (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_6              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_31_not         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge6                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_44_mux            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s_41              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_V                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OP2_V                    (sext             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
brmerge                  (or               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_184                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_185                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WBSlave_log_start_V_read (read             ) [ 00000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_187                  (poll             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loop_begin               (specloopbegin    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_189                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_190                  (br               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_36                (phi              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111000000000000000000000000]
power                    (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign              (phi              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000000000]
exitcond                 (icmp             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_42                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_196                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OP1_V                    (sext             ) [ 00000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_172_cast             (zext             ) [ 00000000000001111111111111111111111111111111111111111111111111111000000000000000000000000000000000]
stg_201                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_202                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_13                (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
signbit                  (bitselect        ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_14                (partselect       ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
qbit_5                   (bitselect        ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_179                  (trunc            ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_180                  (bitselect        ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_181                  (bitselect        ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_183                  (bitselect        ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s_43            (partselect       ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1               (partselect       ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_i3                   (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qb_assign_s              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_129                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_15                (add              ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
newsignbit_11            (bitselect        ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_130                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
carry_4                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range2_all_ones          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_ones          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_zeros         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_zeros            (select           ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_131                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_41_i2                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_ones             (select           ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
p_38_i2                  (and              ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_184                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_134                  (icmp             ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_132                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_not_i3                 (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i4               (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_133                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
overflow_9               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge40_demorgan_i2    (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge40_i2             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_135                  (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp9                     (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_7              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i8             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_32_not         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge7                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_50_mux            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_6                 (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
power_V                  (select           ) [ 00000000001110000000011111111111111111111111111111111111111111111111111111111111111111111111111111]
r_V                      (udiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000]
OP1_V_6_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000]
OP2_V_5_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000]
stg_314                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_16                (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_136                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_174_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000]
tmp_175_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000]
tmp_185                  (trunc            ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_320                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qbit_7                   (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
tmp_188                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
p_Val2_40                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
signbit_4                (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
p_Val2_41                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
qbit_6                   (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_195                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_5                      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_196                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
tmp_197                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_i_i                  (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qb_assign_2              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
tmp_146                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_42                (add              ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111001111111111111111111111]
newsignbit_12            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_149                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
carry_5                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_52_not          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_carry_5              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_zeros_4          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_150                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_38_i_i                 (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_151                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_not_i_i                (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i9             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
overflow_11              (and              ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111001111111111111111111111]
brmerge40_demorgan_i_i   (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge40_i_i            (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_199                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_152                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_153                  (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp10                    (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_8              (and              ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111001111111111111111111111]
brmerge_i_i_i3           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_33_not         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge8                 (or               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_59_mux            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_358                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7                 (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_360                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_V                    (phi              ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111001111111111111111111]
stg_362                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_12                     (add              ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_364                  (br               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_37                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
signbit_5                (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
p_Val2_38                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_6                      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_189                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_190                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_i_i2                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qb_assign_1              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_138                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_39                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
newsignbit_13            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
tmp_139                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
carry_6                  (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
p_Result_55_not          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
tmp_192                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
not_carry_6              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_zeros_5          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_140                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_38_i_i2                (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_141                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_not_i_i2               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i1             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
overflow_10              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge40_demorgan_i_i2  (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge40_i_i2           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_142                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_143                  (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp11                    (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_9              (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i_i4           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow_34_not         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge9                 (or               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_41_mux            (select           ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_398                  (br               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_8                 (select           ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_400                  (br               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_401                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_402                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                        (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
tmp_126                  (icmp             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i_11                     (add              ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_406                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_127                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
inputLUT_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
inputLUT_V_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputLUT_V_load_cast     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_128                  (icmp             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_413                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_137                  (icmp             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_415                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_144                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputLUT_V_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
logLUT_V_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
inputLUT_V_load_1        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputLUT_V_load_1_cast   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_145                  (icmp             ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stg_424                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_425                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_426                  (br               ) [ 00000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
gradientLUT_V_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
stg_429                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
offsetLUT_V_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
gradientLUT_V_load       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
p_Val2_47                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000]
OP1_V_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
p_Val2_43                (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_44                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
qbit                     (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
tmp_201                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
tmp_154                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
tmp_147                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_45                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_202                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newsignbit               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_148                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
carry                    (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_zeros_not     (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp8                     (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
overflow                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_46                (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
p_Val2_68_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_48                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isneg_6                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_205                  (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_155                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow                (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
this_assign_1            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_463                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_464                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_465                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_466                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_467                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_468                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logLUT_V_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_470                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_471                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_472                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_473                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_474                  (wait             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_156                  (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_476                  (poll             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_477                  (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_478                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="adr_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adr_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dat_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="we_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="we_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stb_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stb_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cyc_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyc_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sel_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dat_o">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dat_o"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ack_o">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ack_o"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="int_o">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_o"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="WBSlave_regs">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_regs"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="WBSlave_PBuffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_PBuffer"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="WBSlave_CTRL_ADDR_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_CTRL_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="WBSlave_STAT_ADDR_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_STAT_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="WBSlave_log_in_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_in_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="WBSlave_log_out_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_out_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WBSlave_log_start_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_start_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="WBSlave_log_done_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_log_done_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="WBSlave_REG0_ADDR_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG0_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="WBSlave_REG1_ADDR_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG1_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="WBSlave_REG2_ADDR_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG2_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="WBSlave_REG3_ADDR_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG3_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="WBSlave_REG4_ADDR_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_REG4_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="WBSlave_DELAY_ADDR_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_DELAY_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="WBSlave_LAST_ADDR_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WBSlave_LAST_ADDR_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="inputLUT_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="logLUT_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="gradientLUT_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradientLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="offsetLUT_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offsetLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i69.i21.i48"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i69.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i70.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i70.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1004" name="stg_139_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_139/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_140/1 stg_202/12 stg_465/93 stg_471/95 stg_477/97 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_s_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="21" slack="0"/>
<pin id="268" dir="0" index="1" bw="21" slack="0"/>
<pin id="269" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="WBSlave_log_start_V_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WBSlave_log_start_V_read/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="21" slack="0"/>
<pin id="281" dir="0" index="2" bw="21" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_201/12 stg_463/92 stg_470/95 "/>
</bind>
</comp>

<comp id="286" class="1004" name="inputLUT_V_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputLUT_V_addr/80 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="296" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputLUT_V_load/80 inputLUT_V_load_1/81 "/>
</bind>
</comp>

<comp id="298" class="1004" name="inputLUT_V_addr_1_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputLUT_V_addr_1/81 "/>
</bind>
</comp>

<comp id="306" class="1004" name="logLUT_V_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="21" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="1"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="logLUT_V_addr/81 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="316" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logLUT_V_load/81 "/>
</bind>
</comp>

<comp id="319" class="1004" name="gradientLUT_V_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="2"/>
<pin id="323" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradientLUT_V_addr/82 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="329" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradientLUT_V_load/82 "/>
</bind>
</comp>

<comp id="331" class="1004" name="offsetLUT_V_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="21" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="2"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offsetLUT_V_addr/82 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="341" dir="1" index="2" bw="21" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_47/82 "/>
</bind>
</comp>

<comp id="343" class="1005" name="p_Val2_36_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="21" slack="1"/>
<pin id="345" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Val2_36_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="21" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_36/12 "/>
</bind>
</comp>

<comp id="356" class="1005" name="power_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="21" slack="1"/>
<pin id="358" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="power (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="power_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="21" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="18" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="power/12 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_op_assign_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_op_assign_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/12 "/>
</bind>
</comp>

<comp id="379" class="1005" name="sum_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="21" slack="1"/>
<pin id="381" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="sum_V_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="21" slack="0"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="21" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="4" bw="21" slack="1"/>
<pin id="389" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="6" bw="21" slack="1"/>
<pin id="391" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="8" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_V/76 "/>
</bind>
</comp>

<comp id="394" class="1005" name="i_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="1"/>
<pin id="396" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/80 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_119/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="21" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dp_s/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="res_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exp_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="exp_V_s_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_s/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="11" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="0" index="4" bw="7" slack="0"/>
<pin id="440" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="dp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_172_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="0"/>
<pin id="453" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_172/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="notlhs_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="0" index="1" bw="11" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="notrhs_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="52" slack="0"/>
<pin id="463" dir="0" index="1" bw="52" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_118_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_118/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_s_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="21" slack="7"/>
<pin id="475" dir="0" index="1" bw="21" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="OP2_V_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="21" slack="7"/>
<pin id="480" dir="1" index="1" bw="44" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_cast/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_120_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_120/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_121_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="21" slack="7"/>
<pin id="488" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_121/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Val2_34_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="21" slack="0"/>
<pin id="491" dir="0" index="1" bw="17" slack="0"/>
<pin id="492" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_34/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="isneg_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="22" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Val2_35_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="22" slack="0"/>
<pin id="505" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_35/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="neg_trg_10_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="22" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="neg_trg_10/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_122_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_122/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="overflow_8_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_8/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_123_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_123/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_176_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="22" slack="0"/>
<pin id="535" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_176/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_124_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="20" slack="0"/>
<pin id="539" dir="0" index="1" bw="20" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_124/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_125_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_125/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="underflow_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="brmerge_i_i_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="underflow_31_not_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_31_not/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="brmerge6_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge6/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_Val2_44_mux_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="21" slack="0"/>
<pin id="576" dir="0" index="2" bw="21" slack="0"/>
<pin id="577" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_44_mux/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Val2_s_41_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="21" slack="0"/>
<pin id="584" dir="0" index="2" bw="21" slack="0"/>
<pin id="585" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_41/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="x_V_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="21" slack="0"/>
<pin id="592" dir="0" index="2" bw="21" slack="0"/>
<pin id="593" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="OP2_V_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="21" slack="0"/>
<pin id="599" dir="1" index="1" bw="42" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="brmerge_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="stg_187_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="0" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="stg_187/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="0" index="1" bw="5" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="OP1_V_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="21" slack="0"/>
<pin id="621" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="21" slack="3"/>
<pin id="625" dir="0" index="1" bw="21" slack="0"/>
<pin id="626" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_13/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_172_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="0"/>
<pin id="630" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172_cast/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="49" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="signbit_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="42" slack="0"/>
<pin id="641" dir="0" index="2" bw="7" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/18 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_Val2_14_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="21" slack="0"/>
<pin id="648" dir="0" index="1" bw="42" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="7" slack="0"/>
<pin id="651" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/18 "/>
</bind>
</comp>

<comp id="656" class="1004" name="qbit_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="42" slack="0"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit_5/18 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_179_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="42" slack="0"/>
<pin id="666" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_179/18 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_180_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="42" slack="0"/>
<pin id="671" dir="0" index="2" bw="7" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_180/18 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_181_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="42" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_181/18 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_183_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="42" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_183/18 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_s_43_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="0" index="1" bw="42" slack="0"/>
<pin id="695" dir="0" index="2" bw="7" slack="0"/>
<pin id="696" dir="0" index="3" bw="7" slack="0"/>
<pin id="697" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_43/18 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_Result_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="42" slack="0"/>
<pin id="705" dir="0" index="2" bw="7" slack="0"/>
<pin id="706" dir="0" index="3" bw="7" slack="0"/>
<pin id="707" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/18 "/>
</bind>
</comp>

<comp id="712" class="1004" name="r_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="15" slack="1"/>
<pin id="714" dir="0" index="1" bw="15" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/19 "/>
</bind>
</comp>

<comp id="717" class="1004" name="r_i_i3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i3/19 "/>
</bind>
</comp>

<comp id="722" class="1004" name="qb_assign_s_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="1"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_s/19 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_129_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129/19 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_Val2_15_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="21" slack="1"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/19 "/>
</bind>
</comp>

<comp id="736" class="1004" name="newsignbit_11_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="21" slack="0"/>
<pin id="739" dir="0" index="2" bw="6" slack="0"/>
<pin id="740" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_11/19 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_130_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_130/19 "/>
</bind>
</comp>

<comp id="750" class="1004" name="carry_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/19 "/>
</bind>
</comp>

<comp id="755" class="1004" name="Range2_all_ones_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="0" index="1" bw="4" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/19 "/>
</bind>
</comp>

<comp id="760" class="1004" name="Range1_all_ones_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="1"/>
<pin id="762" dir="0" index="1" bw="5" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/19 "/>
</bind>
</comp>

<comp id="765" class="1004" name="Range1_all_zeros_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="1"/>
<pin id="767" dir="0" index="1" bw="5" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/19 "/>
</bind>
</comp>

<comp id="770" class="1004" name="deleted_zeros_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="0" index="2" bw="1" slack="0"/>
<pin id="774" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/19 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_131_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_131/19 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_41_i2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i2/19 "/>
</bind>
</comp>

<comp id="789" class="1004" name="deleted_ones_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="0" index="2" bw="1" slack="0"/>
<pin id="793" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/19 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_38_i2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i2/19 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_184_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="21" slack="0"/>
<pin id="805" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_184/19 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_134_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="20" slack="0"/>
<pin id="809" dir="0" index="1" bw="20" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_134/19 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_132_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_132/20 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_not_i3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i3/20 "/>
</bind>
</comp>

<comp id="823" class="1004" name="brmerge_i4_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i4/20 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_133_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="2"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_133/20 "/>
</bind>
</comp>

<comp id="833" class="1004" name="overflow_9_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_9/20 "/>
</bind>
</comp>

<comp id="839" class="1004" name="brmerge40_demorgan_i2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="0" index="1" bw="1" slack="1"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i2/20 "/>
</bind>
</comp>

<comp id="843" class="1004" name="brmerge40_i2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge40_i2/20 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_135_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_135/20 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/20 "/>
</bind>
</comp>

<comp id="860" class="1004" name="underflow_7_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="2"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_7/20 "/>
</bind>
</comp>

<comp id="865" class="1004" name="brmerge_i_i8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i8/20 "/>
</bind>
</comp>

<comp id="871" class="1004" name="underflow_32_not_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_32_not/20 "/>
</bind>
</comp>

<comp id="877" class="1004" name="brmerge7_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge7/20 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_Val2_50_mux_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="21" slack="0"/>
<pin id="886" dir="0" index="2" bw="21" slack="1"/>
<pin id="887" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_50_mux/20 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_Val2_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="21" slack="0"/>
<pin id="893" dir="0" index="2" bw="21" slack="1"/>
<pin id="894" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/20 "/>
</bind>
</comp>

<comp id="897" class="1004" name="power_V_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="21" slack="0"/>
<pin id="900" dir="0" index="2" bw="21" slack="0"/>
<pin id="901" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="power_V/20 "/>
</bind>
</comp>

<comp id="905" class="1004" name="OP1_V_6_cast_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="49" slack="1"/>
<pin id="907" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_6_cast/65 "/>
</bind>
</comp>

<comp id="908" class="1004" name="OP2_V_5_cast_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="21" slack="45"/>
<pin id="910" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5_cast/65 "/>
</bind>
</comp>

<comp id="911" class="1004" name="grp_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="49" slack="0"/>
<pin id="913" dir="0" index="1" bw="21" slack="0"/>
<pin id="914" dir="1" index="2" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_16/65 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_136_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="69" slack="0"/>
<pin id="919" dir="0" index="1" bw="21" slack="61"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_136/73 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_174_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="69" slack="0"/>
<pin id="927" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_174_cast/73 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_175_cast_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="69" slack="0"/>
<pin id="931" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_175_cast/73 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_185_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="61"/>
<pin id="935" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_185/73 "/>
</bind>
</comp>

<comp id="937" class="1004" name="qbit_7_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="69" slack="0"/>
<pin id="940" dir="0" index="2" bw="7" slack="0"/>
<pin id="941" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit_7/73 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_188_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="69" slack="0"/>
<pin id="947" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_188/73 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_Val2_40_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="69" slack="1"/>
<pin id="951" dir="0" index="1" bw="69" slack="1"/>
<pin id="952" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_40/74 "/>
</bind>
</comp>

<comp id="953" class="1004" name="signbit_4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="70" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="0"/>
<pin id="957" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_4/74 "/>
</bind>
</comp>

<comp id="961" class="1004" name="p_Val2_41_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="21" slack="0"/>
<pin id="963" dir="0" index="1" bw="70" slack="0"/>
<pin id="964" dir="0" index="2" bw="7" slack="0"/>
<pin id="965" dir="0" index="3" bw="8" slack="0"/>
<pin id="966" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_41/74 "/>
</bind>
</comp>

<comp id="971" class="1004" name="qbit_6_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="70" slack="0"/>
<pin id="974" dir="0" index="2" bw="7" slack="0"/>
<pin id="975" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit_6/74 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_195_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="70" slack="0"/>
<pin id="981" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_195/74 "/>
</bind>
</comp>

<comp id="983" class="1004" name="r_5_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="47" slack="0"/>
<pin id="985" dir="0" index="1" bw="47" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/74 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_196_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="70" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_196/74 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_197_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="70" slack="0"/>
<pin id="1000" dir="0" index="2" bw="7" slack="0"/>
<pin id="1001" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_197/74 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="r_i_i_i_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_i/74 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="qb_assign_2_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/74 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_146_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_146/75 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="p_Val2_42_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="21" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_42/75 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="newsignbit_12_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="21" slack="0"/>
<pin id="1028" dir="0" index="2" bw="6" slack="0"/>
<pin id="1029" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_12/75 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_149_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_149/75 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="carry_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_5/75 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_Result_52_not_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_52_not/75 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="not_carry_5_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry_5/75 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="deleted_zeros_4_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="deleted_zeros_4/75 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_150_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_150/75 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="p_38_i_i_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="1"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/75 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_151_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_151/75 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="p_not_i_i_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/75 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="brmerge_i_i9_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i9/75 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="overflow_11_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_11/75 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="brmerge40_demorgan_i_i_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i_i/75 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="brmerge40_i_i_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge40_i_i/75 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_199_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="21" slack="0"/>
<pin id="1107" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_199/75 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_152_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="20" slack="0"/>
<pin id="1111" dir="0" index="1" bw="20" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_152/75 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_153_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_153/75 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp10_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp10/75 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="underflow_8_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_8/75 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="brmerge_i_i_i3_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="1"/>
<pin id="1134" dir="0" index="1" bw="1" slack="1"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i3/76 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="underflow_33_not_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="1"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_33_not/76 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="brmerge8_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="1"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge8/76 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Val2_59_mux_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="21" slack="0"/>
<pin id="1149" dir="0" index="2" bw="21" slack="1"/>
<pin id="1150" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_59_mux/76 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="p_Val2_7_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="1"/>
<pin id="1156" dir="0" index="1" bw="21" slack="0"/>
<pin id="1157" dir="0" index="2" bw="21" slack="1"/>
<pin id="1158" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/76 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="i_12_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="64"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/76 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="p_Val2_37_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="69" slack="1"/>
<pin id="1169" dir="0" index="1" bw="69" slack="1"/>
<pin id="1170" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_37/77 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="signbit_5_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="70" slack="0"/>
<pin id="1174" dir="0" index="2" bw="8" slack="0"/>
<pin id="1175" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit_5/77 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_Val2_38_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="21" slack="0"/>
<pin id="1181" dir="0" index="1" bw="70" slack="0"/>
<pin id="1182" dir="0" index="2" bw="7" slack="0"/>
<pin id="1183" dir="0" index="3" bw="8" slack="0"/>
<pin id="1184" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_38/77 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="r_6_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="47" slack="1"/>
<pin id="1191" dir="0" index="1" bw="47" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_6/77 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_189_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="70" slack="0"/>
<pin id="1197" dir="0" index="2" bw="8" slack="0"/>
<pin id="1198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_189/77 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_190_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="70" slack="0"/>
<pin id="1205" dir="0" index="2" bw="7" slack="0"/>
<pin id="1206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_190/77 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="r_i_i_i2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_i2/77 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="qb_assign_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="1" slack="1"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/77 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_138_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138/77 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="p_Val2_39_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="21" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_39/77 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="newsignbit_13_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="21" slack="0"/>
<pin id="1234" dir="0" index="2" bw="6" slack="0"/>
<pin id="1235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_13/77 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_139_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_139/77 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="carry_6_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/77 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="p_Result_55_not_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_55_not/77 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_192_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="21" slack="0"/>
<pin id="1259" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_192/77 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="not_carry_6_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="1"/>
<pin id="1263" dir="0" index="1" bw="1" slack="1"/>
<pin id="1264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry_6/78 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="deleted_zeros_5_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="deleted_zeros_5/78 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="tmp_140_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_140/78 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="p_38_i_i2_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="0" index="1" bw="1" slack="1"/>
<pin id="1278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i2/78 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_141_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_141/78 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="p_not_i_i2_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i2/78 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="brmerge_i_i1_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/78 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="overflow_10_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_10/78 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="brmerge40_demorgan_i_i2_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="0" index="1" bw="1" slack="1"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i_i2/78 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="brmerge40_i_i2_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge40_i_i2/78 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_142_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="20" slack="1"/>
<pin id="1314" dir="0" index="1" bw="20" slack="0"/>
<pin id="1315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_142/78 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="tmp_143_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="0"/>
<pin id="1319" dir="0" index="1" bw="1" slack="0"/>
<pin id="1320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_143/78 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="tmp11_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="0"/>
<pin id="1325" dir="0" index="1" bw="1" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp11/78 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="underflow_9_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="1"/>
<pin id="1332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_9/78 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="brmerge_i_i_i4_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="0"/>
<pin id="1336" dir="0" index="1" bw="1" slack="0"/>
<pin id="1337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i4/78 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="underflow_34_not_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="0"/>
<pin id="1342" dir="0" index="1" bw="1" slack="0"/>
<pin id="1343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_34_not/78 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="brmerge9_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="0"/>
<pin id="1348" dir="0" index="1" bw="1" slack="0"/>
<pin id="1349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/78 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="p_Val2_41_mux_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="0" index="1" bw="21" slack="0"/>
<pin id="1355" dir="0" index="2" bw="21" slack="1"/>
<pin id="1356" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_41_mux/78 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="p_Val2_8_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="21" slack="0"/>
<pin id="1362" dir="0" index="2" bw="21" slack="1"/>
<pin id="1363" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/78 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_126_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="6" slack="0"/>
<pin id="1368" dir="0" index="1" bw="6" slack="0"/>
<pin id="1369" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_126/80 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="i_11_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="6" slack="0"/>
<pin id="1374" dir="0" index="1" bw="1" slack="0"/>
<pin id="1375" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/80 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_127_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="6" slack="0"/>
<pin id="1380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127/80 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="inputLUT_V_load_cast_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="13" slack="0"/>
<pin id="1385" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputLUT_V_load_cast/81 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_128_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="21" slack="11"/>
<pin id="1389" dir="0" index="1" bw="21" slack="0"/>
<pin id="1390" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128/81 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_137_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="21" slack="11"/>
<pin id="1394" dir="0" index="1" bw="21" slack="0"/>
<pin id="1395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_137/81 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_144_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="6" slack="1"/>
<pin id="1399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144/81 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="inputLUT_V_load_1_cast_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="13" slack="0"/>
<pin id="1403" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputLUT_V_load_1_cast/82 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_145_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="21" slack="12"/>
<pin id="1407" dir="0" index="1" bw="21" slack="0"/>
<pin id="1408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_145/82 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="OP1_V_cast_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="31" slack="1"/>
<pin id="1412" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_cast/84 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="grp_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="31" slack="0"/>
<pin id="1415" dir="0" index="1" bw="21" slack="7"/>
<pin id="1416" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_43/84 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="p_Val2_44_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="21" slack="0"/>
<pin id="1420" dir="0" index="1" bw="44" slack="0"/>
<pin id="1421" dir="0" index="2" bw="6" slack="0"/>
<pin id="1422" dir="0" index="3" bw="7" slack="0"/>
<pin id="1423" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_44/90 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="qbit_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="0"/>
<pin id="1430" dir="0" index="1" bw="44" slack="0"/>
<pin id="1431" dir="0" index="2" bw="5" slack="0"/>
<pin id="1432" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/90 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_201_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="0"/>
<pin id="1438" dir="0" index="1" bw="44" slack="0"/>
<pin id="1439" dir="0" index="2" bw="7" slack="0"/>
<pin id="1440" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_201/90 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="tmp_154_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="7" slack="0"/>
<pin id="1446" dir="0" index="1" bw="44" slack="0"/>
<pin id="1447" dir="0" index="2" bw="7" slack="0"/>
<pin id="1448" dir="0" index="3" bw="7" slack="0"/>
<pin id="1449" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_154/90 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="tmp_147_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147/91 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="p_Val2_45_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="21" slack="1"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_45/91 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="tmp_202_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="21" slack="0"/>
<pin id="1464" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_202/91 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="newsignbit_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="0"/>
<pin id="1468" dir="0" index="1" bw="21" slack="0"/>
<pin id="1469" dir="0" index="2" bw="6" slack="0"/>
<pin id="1470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/91 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_148_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="0"/>
<pin id="1476" dir="0" index="1" bw="1" slack="0"/>
<pin id="1477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_148/91 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="carry_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="1"/>
<pin id="1482" dir="0" index="1" bw="1" slack="0"/>
<pin id="1483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/91 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="Range1_all_zeros_not_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="7" slack="1"/>
<pin id="1487" dir="0" index="1" bw="7" slack="0"/>
<pin id="1488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_not/91 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="tmp8_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="0"/>
<pin id="1492" dir="0" index="1" bw="1" slack="0"/>
<pin id="1493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/91 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="overflow_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="0"/>
<pin id="1498" dir="0" index="1" bw="1" slack="0"/>
<pin id="1499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overflow/91 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="p_Val2_46_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="0"/>
<pin id="1504" dir="0" index="1" bw="20" slack="0"/>
<pin id="1505" dir="0" index="2" bw="20" slack="0"/>
<pin id="1506" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_46/91 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="p_Val2_68_cast_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="20" slack="1"/>
<pin id="1512" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_68_cast/92 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="p_Val2_48_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="21" slack="9"/>
<pin id="1515" dir="0" index="1" bw="20" slack="0"/>
<pin id="1516" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_48/92 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="isneg_6_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="0"/>
<pin id="1520" dir="0" index="1" bw="21" slack="0"/>
<pin id="1521" dir="0" index="2" bw="6" slack="0"/>
<pin id="1522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_6/92 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="tmp_205_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="21" slack="0"/>
<pin id="1528" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_205/92 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp_155_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="20" slack="0"/>
<pin id="1532" dir="0" index="1" bw="20" slack="0"/>
<pin id="1533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_155/92 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="underflow_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="0"/>
<pin id="1538" dir="0" index="1" bw="1" slack="0"/>
<pin id="1539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/92 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="this_assign_1_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="0"/>
<pin id="1544" dir="0" index="1" bw="21" slack="0"/>
<pin id="1545" dir="0" index="2" bw="21" slack="0"/>
<pin id="1546" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_1/92 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="tmp_156_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="17"/>
<pin id="1553" dir="0" index="1" bw="1" slack="0"/>
<pin id="1554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_156/97 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="stg_476_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="0" slack="0"/>
<pin id="1558" dir="0" index="1" bw="1" slack="0"/>
<pin id="1559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="stg_476/97 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="p_Val2_s_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="21" slack="1"/>
<pin id="1564" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1573" class="1005" name="dp_s_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="64" slack="1"/>
<pin id="1575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_s "/>
</bind>
</comp>

<comp id="1578" class="1005" name="dp_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="64" slack="1"/>
<pin id="1580" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp "/>
</bind>
</comp>

<comp id="1583" class="1005" name="tmp_118_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="2"/>
<pin id="1585" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="OP2_V_cast_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="44" slack="7"/>
<pin id="1590" dir="1" index="1" bw="44" slack="7"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="1593" class="1005" name="OP2_V_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="42" slack="3"/>
<pin id="1595" dir="1" index="1" bw="42" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1598" class="1005" name="brmerge_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="2"/>
<pin id="1600" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1602" class="1005" name="WBSlave_log_start_V_read_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="17"/>
<pin id="1604" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="WBSlave_log_start_V_read "/>
</bind>
</comp>

<comp id="1610" class="1005" name="OP1_V_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="42" slack="1"/>
<pin id="1612" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="1615" class="1005" name="tmp_172_cast_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="49" slack="1"/>
<pin id="1617" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="tmp_172_cast "/>
</bind>
</comp>

<comp id="1620" class="1005" name="signbit_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="2"/>
<pin id="1622" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1626" class="1005" name="p_Val2_14_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="21" slack="1"/>
<pin id="1628" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="qbit_5_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="1"/>
<pin id="1633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qbit_5 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="tmp_179_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="15" slack="1"/>
<pin id="1638" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="tmp_180_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="1"/>
<pin id="1643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="tmp_181_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="1" slack="1"/>
<pin id="1648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_181 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="tmp_183_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="1"/>
<pin id="1653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_183 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="p_Result_s_43_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="4" slack="1"/>
<pin id="1658" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_43 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="p_Result_1_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="5" slack="1"/>
<pin id="1663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="p_Val2_15_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="21" slack="1"/>
<pin id="1669" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="newsignbit_11_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_11 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="deleted_zeros_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="1"/>
<pin id="1681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deleted_zeros "/>
</bind>
</comp>

<comp id="1684" class="1005" name="deleted_ones_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="1"/>
<pin id="1686" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deleted_ones "/>
</bind>
</comp>

<comp id="1689" class="1005" name="p_38_i2_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="1"/>
<pin id="1691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i2 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="tmp_134_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="1" slack="1"/>
<pin id="1696" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="power_V_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="21" slack="1"/>
<pin id="1701" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="power_V "/>
</bind>
</comp>

<comp id="1705" class="1005" name="r_V_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="49" slack="1"/>
<pin id="1707" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1710" class="1005" name="OP1_V_6_cast_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="69" slack="1"/>
<pin id="1712" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_6_cast "/>
</bind>
</comp>

<comp id="1715" class="1005" name="OP2_V_5_cast_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="69" slack="1"/>
<pin id="1717" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5_cast "/>
</bind>
</comp>

<comp id="1720" class="1005" name="tmp_174_cast_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="70" slack="1"/>
<pin id="1722" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="tmp_174_cast "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp_175_cast_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="70" slack="1"/>
<pin id="1728" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="tmp_175_cast "/>
</bind>
</comp>

<comp id="1732" class="1005" name="tmp_185_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="3"/>
<pin id="1734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_185 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="qbit_7_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="1"/>
<pin id="1738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qbit_7 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="tmp_188_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="47" slack="1"/>
<pin id="1743" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="tmp_188 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="signbit_4_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="1" slack="1"/>
<pin id="1748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_4 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="p_Val2_41_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="21" slack="1"/>
<pin id="1757" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_41 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="tmp_196_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="1"/>
<pin id="1762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_196 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="qb_assign_2_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="1"/>
<pin id="1768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_2 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="p_Val2_42_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="21" slack="1"/>
<pin id="1773" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_42 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="overflow_11_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="1" slack="1"/>
<pin id="1779" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_11 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="underflow_8_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="1"/>
<pin id="1785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_8 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="i_12_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="5" slack="1"/>
<pin id="1795" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="signbit_5_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="1" slack="1"/>
<pin id="1800" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit_5 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="p_Val2_39_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="21" slack="1"/>
<pin id="1809" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_39 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="newsignbit_13_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="1" slack="1"/>
<pin id="1815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_13 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="carry_6_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="1" slack="1"/>
<pin id="1822" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="p_Result_55_not_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="1" slack="1"/>
<pin id="1827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_55_not "/>
</bind>
</comp>

<comp id="1830" class="1005" name="tmp_192_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="20" slack="1"/>
<pin id="1832" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_192 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="p_Val2_41_mux_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="21" slack="1"/>
<pin id="1840" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_41_mux "/>
</bind>
</comp>

<comp id="1843" class="1005" name="p_Val2_8_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="21" slack="1"/>
<pin id="1845" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_126_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="14"/>
<pin id="1850" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="i_11_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="6" slack="0"/>
<pin id="1854" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="tmp_127_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="64" slack="1"/>
<pin id="1860" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="inputLUT_V_addr_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="6" slack="1"/>
<pin id="1867" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputLUT_V_addr "/>
</bind>
</comp>

<comp id="1870" class="1005" name="tmp_128_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="1" slack="13"/>
<pin id="1872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="tmp_137_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="1" slack="1"/>
<pin id="1876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="inputLUT_V_addr_1_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="6" slack="1"/>
<pin id="1880" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inputLUT_V_addr_1 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="logLUT_V_addr_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="6" slack="1"/>
<pin id="1885" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="logLUT_V_addr "/>
</bind>
</comp>

<comp id="1891" class="1005" name="gradientLUT_V_addr_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="6" slack="1"/>
<pin id="1893" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="gradientLUT_V_addr "/>
</bind>
</comp>

<comp id="1896" class="1005" name="offsetLUT_V_addr_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="6" slack="1"/>
<pin id="1898" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="offsetLUT_V_addr "/>
</bind>
</comp>

<comp id="1901" class="1005" name="gradientLUT_V_load_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="31" slack="1"/>
<pin id="1903" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="gradientLUT_V_load "/>
</bind>
</comp>

<comp id="1906" class="1005" name="p_Val2_47_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="21" slack="9"/>
<pin id="1908" dir="1" index="1" bw="21" slack="9"/>
</pin_list>
<bind>
<opset="p_Val2_47 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="OP1_V_cast_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="44" slack="1"/>
<pin id="1913" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="1916" class="1005" name="p_Val2_44_reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="21" slack="1"/>
<pin id="1918" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_44 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="qbit_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="1" slack="1"/>
<pin id="1923" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qbit "/>
</bind>
</comp>

<comp id="1926" class="1005" name="tmp_201_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="1"/>
<pin id="1928" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_201 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="tmp_154_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="7" slack="1"/>
<pin id="1933" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="p_Val2_46_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="20" slack="1"/>
<pin id="1938" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="255"><net_src comp="114" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="116" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="114" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="116" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="122" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="160" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="178" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="150" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="236" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="236" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="236" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="313" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="236" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="236" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="140" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="355"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="359"><net_src comp="166" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="168" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="393"><net_src comp="383" pin="8"/><net_sink comp="379" pin=0"/></net>

<net id="397"><net_src comp="230" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="138" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="266" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="424"><net_src comp="124" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="126" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="128" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="130" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="441"><net_src comp="132" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="415" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="428" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="126" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="445"><net_src comp="128" pin="0"/><net_sink comp="434" pin=4"/></net>

<net id="449"><net_src comp="434" pin="5"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="454"><net_src comp="415" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="428" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="134" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="451" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="136" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="455" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="140" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="406" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="142" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="144" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="146" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="489" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="144" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="489" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="148" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="495" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="150" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="507" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="150" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="489" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="152" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="527" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="495" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="521" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="549" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="150" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="521" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="555" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="154" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="503" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="549" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="156" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="503" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="567" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="573" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="581" pin="3"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="473" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="481" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="162" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="272" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="371" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="170" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="360" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="371" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="176" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="180" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="623" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="182" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="652"><net_src comp="184" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="623" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="186" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="188" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="661"><net_src comp="180" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="623" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="190" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="623" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="180" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="623" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="188" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="681"><net_src comp="180" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="623" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="186" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="180" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="623" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="192" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="698"><net_src comp="194" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="623" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="196" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="182" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="708"><net_src comp="198" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="623" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="192" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="182" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="716"><net_src comp="200" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="202" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="148" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="150" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="204" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="206" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="208" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="750" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="760" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="765" pin="2"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="150" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="755" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="750" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="760" pin="2"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="750" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="760" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="731" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="152" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="150" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="150" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="150" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="823" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="828" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="150" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="849" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="813" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="833" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="860" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="150" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="833" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="871" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="865" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="154" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="895"><net_src comp="860" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="156" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="902"><net_src comp="877" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="883" pin="3"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="890" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="915"><net_src comp="905" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="210" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="343" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="212" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="911" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="367" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="942"><net_src comp="214" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="911" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="216" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="911" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="958"><net_src comp="218" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="949" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="220" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="967"><net_src comp="222" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="949" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="224" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="226" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="976"><net_src comp="218" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="949" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="216" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="982"><net_src comp="949" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="979" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="228" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="994"><net_src comp="218" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="949" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="226" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1002"><net_src comp="218" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="949" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="224" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1009"><net_src comp="997" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="983" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="971" pin="3"/><net_sink comp="1011" pin=1"/></net>

<net id="1024"><net_src comp="1017" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="202" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="148" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1037"><net_src comp="1025" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="150" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="150" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1053"><net_src comp="1025" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1044" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="150" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="1039" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1074"><net_src comp="1065" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="150" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1055" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="150" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1025" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1060" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1025" pin="3"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="150" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1020" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="152" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1099" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1070" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1131"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1140"><net_src comp="150" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="1136" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="1132" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="154" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1153"><net_src comp="1146" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="1159"><net_src comp="156" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1160"><net_src comp="1154" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="1165"><net_src comp="367" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="168" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1176"><net_src comp="218" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="1167" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="220" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1185"><net_src comp="222" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="1167" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1187"><net_src comp="224" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1188"><net_src comp="226" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1193"><net_src comp="228" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="218" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1167" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="226" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1207"><net_src comp="218" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1167" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="224" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1214"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="1189" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="1210" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1224"><net_src comp="1216" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1179" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="202" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="148" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1243"><net_src comp="1231" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="150" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1194" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="1194" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="150" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="1225" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1269"><net_src comp="1261" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1274"><net_src comp="150" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1283"><net_src comp="1275" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="150" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1265" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="150" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="1291" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1270" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1310"><net_src comp="1302" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="150" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="152" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="1312" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1306" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="1317" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1279" pin="2"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1338"><net_src comp="1329" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="1296" pin="2"/><net_sink comp="1334" pin=1"/></net>

<net id="1344"><net_src comp="1329" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="150" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1350"><net_src comp="1296" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1340" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1357"><net_src comp="1334" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1358"><net_src comp="154" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1364"><net_src comp="1329" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="156" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1370"><net_src comp="398" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="232" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1376"><net_src comp="398" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="234" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1381"><net_src comp="398" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1386"><net_src comp="293" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1391"><net_src comp="1383" pin="1"/><net_sink comp="1387" pin=1"/></net>

<net id="1396"><net_src comp="1383" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1400"><net_src comp="1397" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1404"><net_src comp="293" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1409"><net_src comp="1401" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1417"><net_src comp="1410" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1424"><net_src comp="238" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="1413" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1426"><net_src comp="186" pin="0"/><net_sink comp="1418" pin=2"/></net>

<net id="1427"><net_src comp="188" pin="0"/><net_sink comp="1418" pin=3"/></net>

<net id="1433"><net_src comp="240" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1434"><net_src comp="1413" pin="2"/><net_sink comp="1428" pin=1"/></net>

<net id="1435"><net_src comp="190" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1441"><net_src comp="240" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1442"><net_src comp="1413" pin="2"/><net_sink comp="1436" pin=1"/></net>

<net id="1443"><net_src comp="188" pin="0"/><net_sink comp="1436" pin=2"/></net>

<net id="1450"><net_src comp="242" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="1413" pin="2"/><net_sink comp="1444" pin=1"/></net>

<net id="1452"><net_src comp="192" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1453"><net_src comp="244" pin="0"/><net_sink comp="1444" pin=3"/></net>

<net id="1461"><net_src comp="1454" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1465"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1471"><net_src comp="202" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="1457" pin="2"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="148" pin="0"/><net_sink comp="1466" pin=2"/></net>

<net id="1478"><net_src comp="1466" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="150" pin="0"/><net_sink comp="1474" pin=1"/></net>

<net id="1484"><net_src comp="1474" pin="2"/><net_sink comp="1480" pin=1"/></net>

<net id="1489"><net_src comp="246" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1494"><net_src comp="1485" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="1466" pin="3"/><net_sink comp="1490" pin=1"/></net>

<net id="1500"><net_src comp="1490" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1501"><net_src comp="1480" pin="2"/><net_sink comp="1496" pin=1"/></net>

<net id="1507"><net_src comp="1496" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1508"><net_src comp="248" pin="0"/><net_sink comp="1502" pin=1"/></net>

<net id="1509"><net_src comp="1462" pin="1"/><net_sink comp="1502" pin=2"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="1523"><net_src comp="202" pin="0"/><net_sink comp="1518" pin=0"/></net>

<net id="1524"><net_src comp="1513" pin="2"/><net_sink comp="1518" pin=1"/></net>

<net id="1525"><net_src comp="148" pin="0"/><net_sink comp="1518" pin=2"/></net>

<net id="1529"><net_src comp="1513" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1534"><net_src comp="1526" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="152" pin="0"/><net_sink comp="1530" pin=1"/></net>

<net id="1540"><net_src comp="1518" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1541"><net_src comp="1530" pin="2"/><net_sink comp="1536" pin=1"/></net>

<net id="1547"><net_src comp="1536" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1548"><net_src comp="156" pin="0"/><net_sink comp="1542" pin=1"/></net>

<net id="1549"><net_src comp="1513" pin="2"/><net_sink comp="1542" pin=2"/></net>

<net id="1550"><net_src comp="1542" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="1555"><net_src comp="150" pin="0"/><net_sink comp="1551" pin=1"/></net>

<net id="1560"><net_src comp="162" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1551" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1565"><net_src comp="266" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1568"><net_src comp="1562" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1569"><net_src comp="1562" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1570"><net_src comp="1562" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1571"><net_src comp="1562" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1572"><net_src comp="1562" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1576"><net_src comp="411" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1581"><net_src comp="446" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1586"><net_src comp="467" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1591"><net_src comp="478" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1596"><net_src comp="597" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1601"><net_src comp="601" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1605"><net_src comp="272" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1613"><net_src comp="619" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1618"><net_src comp="628" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1623"><net_src comp="638" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1629"><net_src comp="646" pin="4"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1634"><net_src comp="656" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1639"><net_src comp="664" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1644"><net_src comp="668" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1649"><net_src comp="676" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1654"><net_src comp="684" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1659"><net_src comp="692" pin="4"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1664"><net_src comp="702" pin="4"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1670"><net_src comp="731" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1672"><net_src comp="1667" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="1676"><net_src comp="736" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1682"><net_src comp="770" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1687"><net_src comp="789" pin="3"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1692"><net_src comp="797" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1697"><net_src comp="807" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1702"><net_src comp="897" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1704"><net_src comp="1699" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1708"><net_src comp="632" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1713"><net_src comp="905" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1718"><net_src comp="908" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1723"><net_src comp="925" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1725"><net_src comp="1720" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1729"><net_src comp="929" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1731"><net_src comp="1726" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1735"><net_src comp="933" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1739"><net_src comp="937" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1744"><net_src comp="945" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1749"><net_src comp="953" pin="3"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1751"><net_src comp="1746" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1752"><net_src comp="1746" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1753"><net_src comp="1746" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1754"><net_src comp="1746" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1758"><net_src comp="961" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1763"><net_src comp="989" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1769"><net_src comp="1011" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1774"><net_src comp="1020" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1146" pin=2"/></net>

<net id="1776"><net_src comp="1771" pin="1"/><net_sink comp="1154" pin=2"/></net>

<net id="1780"><net_src comp="1088" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1782"><net_src comp="1777" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1786"><net_src comp="1127" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1788"><net_src comp="1783" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1789"><net_src comp="1783" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1796"><net_src comp="1161" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1801"><net_src comp="1171" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1803"><net_src comp="1798" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1804"><net_src comp="1798" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1805"><net_src comp="1798" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1806"><net_src comp="1798" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1810"><net_src comp="1225" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1352" pin=2"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="1359" pin=2"/></net>

<net id="1816"><net_src comp="1231" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1819"><net_src comp="1813" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1823"><net_src comp="1245" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1828"><net_src comp="1251" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1833"><net_src comp="1257" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1841"><net_src comp="1352" pin="3"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="383" pin=6"/></net>

<net id="1846"><net_src comp="1359" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="383" pin=4"/></net>

<net id="1851"><net_src comp="1366" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1855"><net_src comp="1372" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1857"><net_src comp="1852" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1861"><net_src comp="1378" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1863"><net_src comp="1858" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1864"><net_src comp="1858" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1868"><net_src comp="286" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1873"><net_src comp="1387" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1877"><net_src comp="1392" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1881"><net_src comp="298" pin="3"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1886"><net_src comp="306" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1894"><net_src comp="319" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1899"><net_src comp="331" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1904"><net_src comp="326" pin="2"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1909"><net_src comp="338" pin="2"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1914"><net_src comp="1410" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1919"><net_src comp="1418" pin="4"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1924"><net_src comp="1428" pin="3"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1929"><net_src comp="1436" pin="3"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1934"><net_src comp="1444" pin="4"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1939"><net_src comp="1502" pin="3"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1510" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: WBSlave_log_out_V | {12 92 95 }
	Port: WBSlave_log_start_V | {1 }
	Port: WBSlave_log_done_V | {1 12 93 95 97 }
  - Chain level:
	State 1
		empty : 1
		empty_40 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exp_V : 1
		exp_V_s : 2
		p_Result_s : 3
		dp : 4
		tmp_172 : 1
		notlhs : 3
		notrhs : 2
		tmp_118 : 4
		tmp_119 : 5
	State 8
	State 9
		tmp_120 : 1
		p_Val2_34 : 1
		isneg : 2
		p_Val2_35 : 2
		neg_trg_10 : 2
		tmp_122 : 3
		overflow_8 : 3
		tmp_123 : 3
		tmp_176 : 2
		tmp_124 : 3
		tmp_125 : 4
		underflow_6 : 4
		brmerge_i_i : 4
		underflow_31_not : 4
		brmerge6 : 4
		p_Val2_44_mux : 4
		p_Val2_s_41 : 4
		x_V : 4
		OP2_V : 5
		brmerge : 1
	State 10
	State 11
	State 12
		exitcond : 1
		stg_196 : 2
		OP1_V : 1
		p_Val2_13 : 2
		tmp_172_cast : 1
		r_V : 2
		stg_201 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		signbit : 1
		p_Val2_14 : 1
		qbit_5 : 1
		tmp_179 : 1
		tmp_180 : 1
		tmp_181 : 1
		tmp_183 : 1
		p_Result_s_43 : 1
		p_Result_1 : 1
	State 19
		r_i_i3 : 1
		qb_assign_s : 1
		tmp_129 : 1
		p_Val2_15 : 2
		newsignbit_11 : 3
		tmp_130 : 4
		carry_4 : 4
		deleted_zeros : 4
		deleted_ones : 4
		p_38_i2 : 4
		tmp_184 : 3
		tmp_134 : 4
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		p_Val2_16 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		tmp_174_cast : 1
		tmp_175_cast : 1
		stg_320 : 1
		qbit_7 : 1
		tmp_188 : 1
	State 74
		signbit_4 : 1
		p_Val2_41 : 1
		qbit_6 : 1
		tmp_195 : 1
		r_5 : 2
		tmp_196 : 1
		tmp_197 : 1
		r_i_i_i : 3
		qb_assign_2 : 3
	State 75
		p_Val2_42 : 1
		newsignbit_12 : 2
		tmp_149 : 3
		carry_5 : 3
		not_carry_5 : 3
		deleted_zeros_4 : 3
		p_38_i_i : 3
		tmp_151 : 3
		p_not_i_i : 3
		brmerge_i_i9 : 3
		overflow_11 : 3
		brmerge40_demorgan_i_i : 3
		brmerge40_i_i : 3
		tmp_199 : 2
		tmp_152 : 3
		tmp_153 : 3
		tmp10 : 3
		underflow_8 : 3
	State 76
		sum_V : 1
	State 77
		signbit_5 : 1
		p_Val2_38 : 1
		tmp_189 : 1
		tmp_190 : 1
		r_i_i_i2 : 2
		qb_assign_1 : 2
		tmp_138 : 2
		p_Val2_39 : 3
		newsignbit_13 : 4
		tmp_139 : 5
		carry_6 : 5
		p_Result_55_not : 2
		tmp_192 : 4
	State 78
	State 79
	State 80
		tmp_126 : 1
		i_11 : 1
		stg_406 : 2
		tmp_127 : 1
		inputLUT_V_addr : 2
		inputLUT_V_load : 3
	State 81
		inputLUT_V_load_cast : 1
		tmp_128 : 2
		stg_413 : 3
		tmp_137 : 2
		stg_415 : 3
		inputLUT_V_addr_1 : 1
		inputLUT_V_load_1 : 2
		logLUT_V_load : 1
	State 82
		inputLUT_V_load_1_cast : 1
		tmp_145 : 2
		stg_424 : 3
		gradientLUT_V_load : 1
		p_Val2_47 : 1
	State 83
	State 84
		p_Val2_43 : 1
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
		p_Val2_44 : 1
		qbit : 1
		tmp_201 : 1
		tmp_154 : 1
	State 91
		p_Val2_45 : 1
		tmp_202 : 2
		newsignbit : 2
		tmp_148 : 3
		carry : 3
		tmp8 : 3
		overflow : 3
		p_Val2_46 : 3
	State 92
		p_Val2_48 : 1
		isneg_6 : 2
		tmp_205 : 2
		tmp_155 : 3
		underflow : 4
		this_assign_1 : 4
		stg_463 : 5
	State 93
	State 94
	State 95
		stg_470 : 1
	State 96
	State 97


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  DSP48A |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   udiv   |              grp_fu_632              |    0    |   392   |   465   |
|----------|--------------------------------------|---------|---------|---------|
|  sitodp  |              grp_fu_411              |    0    |   341   |   490   |
|----------|--------------------------------------|---------|---------|---------|
|          |             notlhs_fu_455            |    0    |    0    |    11   |
|          |             notrhs_fu_461            |    0    |    0    |    58   |
|          |             tmp_s_fu_473             |    0    |    0    |    24   |
|          |            tmp_124_fu_537            |    0    |    0    |    23   |
|          |            exitcond_fu_613           |    0    |    0    |    3    |
|          |               r_fu_712               |    0    |    0    |    16   |
|          |        Range2_all_ones_fu_755        |    0    |    0    |    2    |
|          |        Range1_all_ones_fu_760        |    0    |    0    |    3    |
|          |        Range1_all_zeros_fu_765       |    0    |    0    |    3    |
|   icmp   |            tmp_134_fu_807            |    0    |    0    |    23   |
|          |              r_5_fu_983              |    0    |    0    |    53   |
|          |            tmp_152_fu_1109           |    0    |    0    |    23   |
|          |              r_6_fu_1189             |    0    |    0    |    53   |
|          |            tmp_142_fu_1312           |    0    |    0    |    23   |
|          |            tmp_126_fu_1366           |    0    |    0    |    5    |
|          |            tmp_128_fu_1387           |    0    |    0    |    24   |
|          |            tmp_137_fu_1392           |    0    |    0    |    24   |
|          |            tmp_145_fu_1405           |    0    |    0    |    24   |
|          |     Range1_all_zeros_not_fu_1485     |    0    |    0    |    6    |
|          |            tmp_155_fu_1530           |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|   dcmp   |              grp_fu_406              |    0    |   130   |   132   |
|----------|--------------------------------------|---------|---------|---------|
|          |         p_Val2_44_mux_fu_573         |    0    |    0    |    21   |
|          |          p_Val2_s_41_fu_581          |    0    |    0    |    21   |
|          |              x_V_fu_589              |    0    |    0    |    21   |
|          |         deleted_zeros_fu_770         |    0    |    0    |    1    |
|          |          deleted_ones_fu_789         |    0    |    0    |    1    |
|          |         p_Val2_50_mux_fu_883         |    0    |    0    |    21   |
|  select  |            p_Val2_6_fu_890           |    0    |    0    |    21   |
|          |            power_V_fu_897            |    0    |    0    |    21   |
|          |         p_Val2_59_mux_fu_1146        |    0    |    0    |    21   |
|          |           p_Val2_7_fu_1154           |    0    |    0    |    21   |
|          |         p_Val2_41_mux_fu_1352        |    0    |    0    |    21   |
|          |           p_Val2_8_fu_1359           |    0    |    0    |    21   |
|          |           p_Val2_46_fu_1502          |    0    |    0    |    20   |
|          |         this_assign_1_fu_1542        |    0    |    0    |    21   |
|----------|--------------------------------------|---------|---------|---------|
|          |            exp_V_s_fu_428            |    0    |    0    |    11   |
|          |           p_Val2_34_fu_489           |    0    |    0    |    21   |
|          |           p_Val2_15_fu_731           |    0    |    0    |    21   |
|          |           p_Val2_42_fu_1020          |    0    |    0    |    21   |
|    add   |             i_12_fu_1161             |    0    |    0    |    5    |
|          |           p_Val2_37_fu_1167          |    0    |    0    |    69   |
|          |           p_Val2_39_fu_1225          |    0    |    0    |    21   |
|          |             i_11_fu_1372             |    0    |    0    |    6    |
|          |           p_Val2_45_fu_1457          |    0    |    0    |    21   |
|          |           p_Val2_48_fu_1513          |    0    |    0    |    21   |
|----------|--------------------------------------|---------|---------|---------|
|    sub   |           p_Val2_40_fu_949           |    0    |    0    |    69   |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_122_fu_515            |    0    |    0    |    1    |
|          |            tmp_123_fu_527            |    0    |    0    |    1    |
|          |        underflow_31_not_fu_561       |    0    |    0    |    1    |
|          |            tmp_130_fu_744            |    0    |    0    |    1    |
|          |            tmp_131_fu_778            |    0    |    0    |    1    |
|          |            tmp_132_fu_813            |    0    |    0    |    1    |
|          |            p_not_i3_fu_818           |    0    |    0    |    1    |
|          |            tmp_133_fu_828            |    0    |    0    |    1    |
|          |          brmerge40_i2_fu_843         |    0    |    0    |    1    |
|          |        underflow_32_not_fu_871       |    0    |    0    |    1    |
|          |            tmp_149_fu_1033           |    0    |    0    |    1    |
|          |        p_Result_52_not_fu_1044       |    0    |    0    |    1    |
|          |        deleted_zeros_4_fu_1055       |    0    |    0    |    1    |
|    xor   |            tmp_150_fu_1060           |    0    |    0    |    1    |
|          |            tmp_151_fu_1070           |    0    |    0    |    1    |
|          |           p_not_i_i_fu_1076          |    0    |    0    |    1    |
|          |         brmerge40_i_i_fu_1099        |    0    |    0    |    1    |
|          |       underflow_33_not_fu_1136       |    0    |    0    |    1    |
|          |            tmp_139_fu_1239           |    0    |    0    |    1    |
|          |        p_Result_55_not_fu_1251       |    0    |    0    |    1    |
|          |        deleted_zeros_5_fu_1265       |    0    |    0    |    1    |
|          |            tmp_140_fu_1270           |    0    |    0    |    1    |
|          |            tmp_141_fu_1279           |    0    |    0    |    1    |
|          |          p_not_i_i2_fu_1285          |    0    |    0    |    1    |
|          |        brmerge40_i_i2_fu_1306        |    0    |    0    |    1    |
|          |       underflow_34_not_fu_1340       |    0    |    0    |    1    |
|          |            tmp_148_fu_1474           |    0    |    0    |    1    |
|          |            tmp_156_fu_1551           |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_120_fu_481            |    0    |    0    |    1    |
|          |           overflow_8_fu_521          |    0    |    0    |    1    |
|          |          underflow_6_fu_549          |    0    |    0    |    1    |
|          |          qb_assign_s_fu_722          |    0    |    0    |    1    |
|          |            carry_4_fu_750            |    0    |    0    |    1    |
|          |            p_41_i2_fu_783            |    0    |    0    |    1    |
|          |            p_38_i2_fu_797            |    0    |    0    |    1    |
|          |           overflow_9_fu_833          |    0    |    0    |    1    |
|          |     brmerge40_demorgan_i2_fu_839     |    0    |    0    |    1    |
|          |              tmp9_fu_854             |    0    |    0    |    1    |
|          |          underflow_7_fu_860          |    0    |    0    |    1    |
|          |          qb_assign_2_fu_1011         |    0    |    0    |    1    |
|          |            carry_5_fu_1039           |    0    |    0    |    1    |
|    and   |           p_38_i_i_fu_1065           |    0    |    0    |    1    |
|          |          overflow_11_fu_1088         |    0    |    0    |    1    |
|          |    brmerge40_demorgan_i_i_fu_1094    |    0    |    0    |    1    |
|          |             tmp10_fu_1121            |    0    |    0    |    1    |
|          |          underflow_8_fu_1127         |    0    |    0    |    1    |
|          |          qb_assign_1_fu_1216         |    0    |    0    |    1    |
|          |            carry_6_fu_1245           |    0    |    0    |    1    |
|          |           p_38_i_i2_fu_1275          |    0    |    0    |    1    |
|          |          overflow_10_fu_1296         |    0    |    0    |    1    |
|          |    brmerge40_demorgan_i_i2_fu_1302   |    0    |    0    |    1    |
|          |             tmp11_fu_1323            |    0    |    0    |    1    |
|          |          underflow_9_fu_1329         |    0    |    0    |    1    |
|          |             carry_fu_1480            |    0    |    0    |    1    |
|          |           underflow_fu_1536          |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_118_fu_467            |    0    |    0    |    1    |
|          |            tmp_125_fu_543            |    0    |    0    |    1    |
|          |          brmerge_i_i_fu_555          |    0    |    0    |    1    |
|          |            brmerge6_fu_567           |    0    |    0    |    1    |
|          |            brmerge_fu_601            |    0    |    0    |    1    |
|          |             r_i_i3_fu_717            |    0    |    0    |    1    |
|          |           brmerge_i4_fu_823          |    0    |    0    |    1    |
|          |            tmp_135_fu_849            |    0    |    0    |    1    |
|          |          brmerge_i_i8_fu_865         |    0    |    0    |    1    |
|          |            brmerge7_fu_877           |    0    |    0    |    1    |
|          |            r_i_i_i_fu_1005           |    0    |    0    |    1    |
|    or    |          not_carry_5_fu_1049         |    0    |    0    |    1    |
|          |         brmerge_i_i9_fu_1082         |    0    |    0    |    1    |
|          |            tmp_153_fu_1115           |    0    |    0    |    1    |
|          |        brmerge_i_i_i3_fu_1132        |    0    |    0    |    1    |
|          |           brmerge8_fu_1141           |    0    |    0    |    1    |
|          |           r_i_i_i2_fu_1210           |    0    |    0    |    1    |
|          |          not_carry_6_fu_1261         |    0    |    0    |    1    |
|          |         brmerge_i_i1_fu_1291         |    0    |    0    |    1    |
|          |            tmp_143_fu_1317           |    0    |    0    |    1    |
|          |        brmerge_i_i_i4_fu_1334        |    0    |    0    |    1    |
|          |           brmerge9_fu_1346           |    0    |    0    |    1    |
|          |             tmp8_fu_1490             |    0    |    0    |    1    |
|          |           overflow_fu_1496           |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_623              |    4    |    0    |    0    |
|    mul   |              grp_fu_911              |    6    |    0    |    0    |
|          |              grp_fu_1413             |    4    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |         stg_139_write_fu_250         |    0    |    0    |    0    |
|   write  |           grp_write_fu_258           |    0    |    0    |    0    |
|          |           grp_write_fu_278           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   read   |         p_Val2_s_read_fu_266         |    0    |    0    |    0    |
|          | WBSlave_log_start_V_read_read_fu_272 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             exp_V_fu_418             |    0    |    0    |    0    |
|          |           p_Val2_14_fu_646           |    0    |    0    |    0    |
|          |         p_Result_s_43_fu_692         |    0    |    0    |    0    |
|partselect|           p_Result_1_fu_702          |    0    |    0    |    0    |
|          |           p_Val2_41_fu_961           |    0    |    0    |    0    |
|          |           p_Val2_38_fu_1179          |    0    |    0    |    0    |
|          |           p_Val2_44_fu_1418          |    0    |    0    |    0    |
|          |            tmp_154_fu_1444           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  partset |           p_Result_s_fu_434          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_172_fu_451            |    0    |    0    |    0    |
|          |           p_Val2_35_fu_503           |    0    |    0    |    0    |
|          |            tmp_176_fu_533            |    0    |    0    |    0    |
|          |            tmp_179_fu_664            |    0    |    0    |    0    |
|          |            tmp_184_fu_803            |    0    |    0    |    0    |
|   trunc  |            tmp_185_fu_933            |    0    |    0    |    0    |
|          |            tmp_188_fu_945            |    0    |    0    |    0    |
|          |            tmp_195_fu_979            |    0    |    0    |    0    |
|          |            tmp_199_fu_1105           |    0    |    0    |    0    |
|          |            tmp_192_fu_1257           |    0    |    0    |    0    |
|          |            tmp_202_fu_1462           |    0    |    0    |    0    |
|          |            tmp_205_fu_1526           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           OP2_V_cast_fu_478          |    0    |    0    |    0    |
|          |          tmp_172_cast_fu_628         |    0    |    0    |    0    |
|          |            tmp_129_fu_727            |    0    |    0    |    0    |
|          |          OP1_V_6_cast_fu_905         |    0    |    0    |    0    |
|          |            tmp_146_fu_1017           |    0    |    0    |    0    |
|          |            tmp_138_fu_1221           |    0    |    0    |    0    |
|   zext   |            tmp_127_fu_1378           |    0    |    0    |    0    |
|          |     inputLUT_V_load_cast_fu_1383     |    0    |    0    |    0    |
|          |            tmp_144_fu_1397           |    0    |    0    |    0    |
|          |    inputLUT_V_load_1_cast_fu_1401    |    0    |    0    |    0    |
|          |          OP1_V_cast_fu_1410          |    0    |    0    |    0    |
|          |            tmp_147_fu_1454           |    0    |    0    |    0    |
|          |        p_Val2_68_cast_fu_1510        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_121_fu_486            |    0    |    0    |    0    |
|          |             OP2_V_fu_597             |    0    |    0    |    0    |
|   sext   |             OP1_V_fu_619             |    0    |    0    |    0    |
|          |          OP2_V_5_cast_fu_908         |    0    |    0    |    0    |
|          |          tmp_174_cast_fu_925         |    0    |    0    |    0    |
|          |          tmp_175_cast_fu_929         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             isneg_fu_495             |    0    |    0    |    0    |
|          |           neg_trg_10_fu_507          |    0    |    0    |    0    |
|          |            signbit_fu_638            |    0    |    0    |    0    |
|          |             qbit_5_fu_656            |    0    |    0    |    0    |
|          |            tmp_180_fu_668            |    0    |    0    |    0    |
|          |            tmp_181_fu_676            |    0    |    0    |    0    |
|          |            tmp_183_fu_684            |    0    |    0    |    0    |
|          |         newsignbit_11_fu_736         |    0    |    0    |    0    |
|          |             qbit_7_fu_937            |    0    |    0    |    0    |
|          |           signbit_4_fu_953           |    0    |    0    |    0    |
| bitselect|             qbit_6_fu_971            |    0    |    0    |    0    |
|          |            tmp_196_fu_989            |    0    |    0    |    0    |
|          |            tmp_197_fu_997            |    0    |    0    |    0    |
|          |         newsignbit_12_fu_1025        |    0    |    0    |    0    |
|          |           signbit_5_fu_1171          |    0    |    0    |    0    |
|          |            tmp_189_fu_1194           |    0    |    0    |    0    |
|          |            tmp_190_fu_1202           |    0    |    0    |    0    |
|          |         newsignbit_13_fu_1231        |    0    |    0    |    0    |
|          |             qbit_fu_1428             |    0    |    0    |    0    |
|          |            tmp_201_fu_1436           |    0    |    0    |    0    |
|          |          newsignbit_fu_1466          |    0    |    0    |    0    |
|          |            isneg_6_fu_1518           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   poll   |            stg_187_fu_607            |    0    |    0    |    0    |
|          |            stg_476_fu_1556           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_136_fu_917            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    14   |   863   |   2129  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      OP1_V_6_cast_reg_1710      |   69   |
|       OP1_V_cast_reg_1911       |   44   |
|          OP1_V_reg_1610         |   42   |
|      OP2_V_5_cast_reg_1715      |   69   |
|       OP2_V_cast_reg_1588       |   44   |
|          OP2_V_reg_1593         |   42   |
|WBSlave_log_start_V_read_reg_1602|    1   |
|         brmerge_reg_1598        |    1   |
|         carry_6_reg_1820        |    1   |
|      deleted_ones_reg_1684      |    1   |
|      deleted_zeros_reg_1679     |    1   |
|           dp_reg_1578           |   64   |
|          dp_s_reg_1573          |   64   |
|   gradientLUT_V_addr_reg_1891   |    6   |
|   gradientLUT_V_load_reg_1901   |   31   |
|          i_11_reg_1852          |    6   |
|          i_12_reg_1793          |    5   |
|       i_op_assign_reg_367       |    5   |
|            i_reg_394            |    6   |
|    inputLUT_V_addr_1_reg_1878   |    6   |
|     inputLUT_V_addr_reg_1865    |    6   |
|      logLUT_V_addr_reg_1883     |    6   |
|      newsignbit_11_reg_1673     |    1   |
|      newsignbit_13_reg_1813     |    1   |
|    offsetLUT_V_addr_reg_1896    |    6   |
|       overflow_11_reg_1777      |    1   |
|         p_38_i2_reg_1689        |    1   |
|       p_Result_1_reg_1661       |    5   |
|     p_Result_55_not_reg_1825    |    1   |
|      p_Result_s_43_reg_1656     |    4   |
|        p_Val2_14_reg_1626       |   21   |
|        p_Val2_15_reg_1667       |   21   |
|        p_Val2_36_reg_343        |   21   |
|        p_Val2_39_reg_1807       |   21   |
|      p_Val2_41_mux_reg_1838     |   21   |
|        p_Val2_41_reg_1755       |   21   |
|        p_Val2_42_reg_1771       |   21   |
|        p_Val2_44_reg_1916       |   21   |
|        p_Val2_46_reg_1936       |   20   |
|        p_Val2_47_reg_1906       |   21   |
|        p_Val2_8_reg_1843        |   21   |
|        p_Val2_s_reg_1562        |   21   |
|         power_V_reg_1699        |   21   |
|          power_reg_356          |   21   |
|       qb_assign_2_reg_1766      |    1   |
|         qbit_5_reg_1631         |    1   |
|         qbit_7_reg_1736         |    1   |
|          qbit_reg_1921          |    1   |
|           r_V_reg_1705          |   49   |
|        signbit_4_reg_1746       |    1   |
|        signbit_5_reg_1798       |    1   |
|         signbit_reg_1620        |    1   |
|          sum_V_reg_379          |   21   |
|         tmp_118_reg_1583        |    1   |
|         tmp_126_reg_1848        |    1   |
|         tmp_127_reg_1858        |   64   |
|         tmp_128_reg_1870        |    1   |
|         tmp_134_reg_1694        |    1   |
|         tmp_137_reg_1874        |    1   |
|         tmp_154_reg_1931        |    7   |
|      tmp_172_cast_reg_1615      |   49   |
|      tmp_174_cast_reg_1720      |   70   |
|      tmp_175_cast_reg_1726      |   70   |
|         tmp_179_reg_1636        |   15   |
|         tmp_180_reg_1641        |    1   |
|         tmp_181_reg_1646        |    1   |
|         tmp_183_reg_1651        |    1   |
|         tmp_185_reg_1732        |    1   |
|         tmp_188_reg_1741        |   47   |
|         tmp_192_reg_1830        |   20   |
|         tmp_196_reg_1760        |    1   |
|         tmp_201_reg_1926        |    1   |
|       underflow_8_reg_1783      |    1   |
+---------------------------------+--------+
|              Total              |  1264  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_258  |  p2  |   2  |   1  |    2   |
|   grp_write_fu_278  |  p2  |   3  |  21  |   63   ||    21   |
|  grp_access_fu_293  |  p0  |   4  |   6  |   24   ||    6    |
|  grp_access_fu_313  |  p0  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_326  |  p0  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_338  |  p0  |   2  |   6  |   12   ||    6    |
|  p_Val2_36_reg_343  |  p0  |   2  |  21  |   42   ||    21   |
| i_op_assign_reg_367 |  p0  |   2  |   5  |   10   ||    5    |
|      grp_fu_406     |  p0  |   2  |  64  |   128  ||    64   |
|      grp_fu_411     |  p0  |   2  |  21  |   42   ||    21   |
|      grp_fu_623     |  p1  |   2  |  21  |   42   ||    21   |
|      grp_fu_632     |  p1  |   2  |   5  |   10   ||    5    |
|      grp_fu_911     |  p0  |   2  |  49  |   98   ||    49   |
|      grp_fu_911     |  p1  |   2  |  21  |   42   ||    21   |
|     grp_fu_1413     |  p0  |   2  |  31  |   62   ||    31   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   601  ||  23.085 ||   283   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48A |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   863  |  2129  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   283  |
|  Register |    -   |    -   |  1264  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   23   |  2127  |  2412  |
+-----------+--------+--------+--------+--------+
