{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449019253050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449019253052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  1 19:20:52 2015 " "Processing started: Tue Dec  1 19:20:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449019253052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449019253052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off check -c check " "Command: quartus_map --read_settings_files=on --write_settings_files=off check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449019253053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449019253476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019253594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449019253594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "check " "Elaborating entity \"check\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1449019253727 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "pin_name3 " "Pin \"pin_name3\" overlaps another pin, block, or symbol" {  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2088 3144 3320 2104 "pin_name3" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "" 0 -1 1449019253734 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2272 1472 1520 2304 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1449019253734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/halkaabi/CPRE281/trying new things/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019253837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019253837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst11 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst11\"" {  } { { "check.bdf" "inst11" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1008 2192 2312 1184 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019253842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitregister.bdf 1 1 " "Using design file 4bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitregister " "Found entity 1: 4bitregister" {  } { { "4bitregister.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/4bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019253907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019253907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitregister 4bitregister:inst " "Elaborating entity \"4bitregister\" for hierarchy \"4bitregister:inst\"" {  } { { "check.bdf" "inst" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1848 1768 1896 1944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019253911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onebit.bdf 1 1 " "Using design file onebit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onebit " "Found entity 1: onebit" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit 4bitregister:inst\|onebit:inst3 " "Elaborating entity \"onebit\" for hierarchy \"4bitregister:inst\|onebit:inst3\"" {  } { { "4bitregister.bdf" "inst3" { Schematic "/home/halkaabi/CPRE281/trying new things/4bitregister.bdf" { { 336 328 424 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2x1mux.bdf 1 1 " "Using design file 2x1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2x1mux " "Found entity 1: 2x1mux" {  } { { "2x1mux.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/2x1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x1mux 4bitregister:inst\|onebit:inst3\|2x1mux:inst2 " "Elaborating entity \"2x1mux\" for hierarchy \"4bitregister:inst\|onebit:inst3\|2x1mux:inst2\"" {  } { { "onebit.bdf" "inst2" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 160 392 488 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "State_Machine.bdf 1 1 " "Using design file State_Machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "State_Machine.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/State_Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:inst4 " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:inst4\"" {  } { { "check.bdf" "inst4" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2040 952 1048 2136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2x1BusMUX.bdf 1 1 " "Using design file 2x1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2x1BusMUX " "Found entity 1: 2x1BusMUX" {  } { { "2x1BusMUX.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/2x1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x1BusMUX 2x1BusMUX:inst24 " "Elaborating entity \"2x1BusMUX\" for hierarchy \"2x1BusMUX:inst24\"" {  } { { "check.bdf" "inst24" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1800 888 1016 1896 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addingSubtracting.bdf 1 1 " "Using design file addingSubtracting.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addingSubtracting " "Found entity 1: addingSubtracting" {  } { { "addingSubtracting.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/addingSubtracting.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addingSubtracting addingSubtracting:inst20 " "Elaborating entity \"addingSubtracting\" for hierarchy \"addingSubtracting:inst20\"" {  } { { "check.bdf" "inst20" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1920 2848 2960 2048 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitBusAdder.bdf 1 1 " "Using design file 4bitBusAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitBusAdder " "Found entity 1: 4bitBusAdder" {  } { { "4bitBusAdder.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/4bitBusAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitBusAdder addingSubtracting:inst20\|4bitBusAdder:inst " "Elaborating entity \"4bitBusAdder\" for hierarchy \"addingSubtracting:inst20\|4bitBusAdder:inst\"" {  } { { "addingSubtracting.bdf" "inst" { Schematic "/home/halkaabi/CPRE281/trying new things/addingSubtracting.bdf" { { 272 1024 1120 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FA.v 1 1 " "Using design file FA.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "/home/halkaabi/CPRE281/trying new things/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA addingSubtracting:inst20\|4bitBusAdder:inst\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"addingSubtracting:inst20\|4bitBusAdder:inst\|FA:inst\"" {  } { { "4bitBusAdder.bdf" "inst" { Schematic "/home/halkaabi/CPRE281/trying new things/4bitBusAdder.bdf" { { 480 136 272 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4x1BusMux.bdf 1 1 " "Using design file 4x1BusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4x1BusMux " "Found entity 1: 4x1BusMux" {  } { { "4x1BusMux.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/4x1BusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x1BusMux 4x1BusMux:inst19 " "Elaborating entity \"4x1BusMux\" for hierarchy \"4x1BusMux:inst19\"" {  } { { "check.bdf" "inst19" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1896 2648 2776 2024 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch7.bdf 1 1 " "Using design file switch7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch7 " "Found entity 1: switch7" {  } { { "switch7.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/switch7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449019254880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449019254880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch7 switch7:inst6 " "Elaborating entity \"switch7\" for hierarchy \"switch7:inst6\"" {  } { { "check.bdf" "inst6" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1480 1176 1272 1608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449019254884 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "switch7.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/switch7.bdf" { { 232 960 1024 280 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1449019254886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1449019256436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1449019256436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1449019256727 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1449019256727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1449019256727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1449019256727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449019256899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  1 19:20:56 2015 " "Processing ended: Tue Dec  1 19:20:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449019256899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449019256899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449019256899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449019256899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449019258258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449019258259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  1 19:20:58 2015 " "Processing started: Tue Dec  1 19:20:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449019258259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449019258259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off check -c check " "Command: quartus_fit --read_settings_files=off --write_settings_files=off check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449019258260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449019258503 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "check EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"check\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1449019258564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449019258585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449019258585 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1449019258765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1449019259159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1449019259159 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1449019259159 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 263 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1449019259165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 264 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1449019259165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 265 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1449019259165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1449019259165 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 42 " "No exact pin location assignment(s) for 10 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name1 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2040 3136 3312 2056 "pin_name1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 123 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Pin pin_name2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name2 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2064 3160 3336 2080 "pin_name2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3 " "Pin pin_name3 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name3 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2088 3144 3320 2104 "pin_name3" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name4 " "Pin pin_name4 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name4 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2096 3144 3320 2112 "pin_name4" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 126 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name5 " "Pin pin_name5 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name5 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2144 2472 2648 2160 "pin_name5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name6 " "Pin pin_name6 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name6 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2160 2472 2648 2176 "pin_name6" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name7 " "Pin pin_name7 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name7 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2176 2472 2648 2192 "pin_name7" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name8 " "Pin pin_name8 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { pin_name8 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2192 2472 2648 2208 "pin_name8" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 130 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2 " "Pin w2 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { w2 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2096 520 688 2112 "w2" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { w2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1 " "Pin w1 not assigned to an exact location on the device" {  } { { "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/12.1sp1/quartus/linux64/pin_planner.ppl" { w1 } } } { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2064 568 736 2080 "w1" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { w1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1449019259207 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1449019259207 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "check.sdc " "Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1449019259251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1449019259251 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019259254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datac  to: combout " "Cell: inst14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019259254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5  from: datab  to: combout " "Cell: inst5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019259254 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1449019259254 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1449019259255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst2\|onebit:inst3\|inst " "Destination node 4bitregister:inst2\|onebit:inst3\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst2|onebit:inst3|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 179 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst2\|onebit:inst2\|inst " "Destination node 4bitregister:inst2\|onebit:inst2\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst2|onebit:inst2|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst2\|onebit:inst1\|inst " "Destination node 4bitregister:inst2\|onebit:inst1\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst2|onebit:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst2\|onebit:inst\|inst " "Destination node 4bitregister:inst2\|onebit:inst\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst2|onebit:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449019259266 ""}  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2144 1592 1656 2192 "inst13" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 149 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449019259266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst1\|onebit:inst3\|inst " "Destination node 4bitregister:inst1\|onebit:inst3\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst1|onebit:inst3|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst1\|onebit:inst2\|inst " "Destination node 4bitregister:inst1\|onebit:inst2\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst1|onebit:inst2|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst1\|onebit:inst1\|inst " "Destination node 4bitregister:inst1\|onebit:inst1\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst1|onebit:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst1\|onebit:inst\|inst " "Destination node 4bitregister:inst1\|onebit:inst\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst1|onebit:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259266 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449019259266 ""}  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2008 1592 1656 2056 "inst14" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 150 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449019259266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst\|onebit:inst3\|inst " "Destination node 4bitregister:inst\|onebit:inst3\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst|onebit:inst3|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 139 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst\|onebit:inst2\|inst " "Destination node 4bitregister:inst\|onebit:inst2\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst|onebit:inst2|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst\|onebit:inst1\|inst " "Destination node 4bitregister:inst\|onebit:inst1\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst|onebit:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst\|onebit:inst\|inst " "Destination node 4bitregister:inst\|onebit:inst\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst|onebit:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449019259267 ""}  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 1872 1592 1656 1920 "inst15" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 147 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449019259267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst3\|onebit:inst3\|inst " "Destination node 4bitregister:inst3\|onebit:inst3\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst3|onebit:inst3|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst3\|onebit:inst2\|inst " "Destination node 4bitregister:inst3\|onebit:inst2\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst3|onebit:inst2|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst3\|onebit:inst1\|inst " "Destination node 4bitregister:inst3\|onebit:inst1\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst3|onebit:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 181 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4bitregister:inst3\|onebit:inst\|inst " "Destination node 4bitregister:inst3\|onebit:inst\|inst" {  } { { "onebit.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/onebit.bdf" { { 184 576 640 264 "inst" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { 4bitregister:inst3|onebit:inst|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1449019259267 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1449019259267 ""}  } { { "check.bdf" "" { Schematic "/home/halkaabi/CPRE281/trying new things/check.bdf" { { 2264 1584 1648 2312 "inst5" "" } } } } { "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/altera/12.1sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 0 { 0 ""} 0 148 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1449019259267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1449019259305 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1449019259305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1449019259306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1449019259307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1449019259307 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1449019259308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1449019259308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1449019259308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1449019259314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1449019259315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1449019259315 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1449019259318 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1449019259318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1449019259318 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 60 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1449019259319 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1449019259319 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1449019259319 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449019259329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1449019259963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449019260034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1449019260038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1449019260575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449019260575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1449019260975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/home/halkaabi/CPRE281/trying new things/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1449019262006 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1449019262006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449019262411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1449019262413 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1449019262413 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1449019262425 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n0 0 " "Pin \"F3n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n1 0 " "Pin \"F3n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n2 0 " "Pin \"F3n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n3 0 " "Pin \"F3n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n4 0 " "Pin \"F3n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n5 0 " "Pin \"F3n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F3n6 0 " "Pin \"F3n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n0 0 " "Pin \"F2n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n1 0 " "Pin \"F2n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n2 0 " "Pin \"F2n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n3 0 " "Pin \"F2n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n4 0 " "Pin \"F2n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n5 0 " "Pin \"F2n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2n6 0 " "Pin \"F2n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n0 0 " "Pin \"F1n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n1 0 " "Pin \"F1n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n2 0 " "Pin \"F1n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n3 0 " "Pin \"F1n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n4 0 " "Pin \"F1n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n5 0 " "Pin \"F1n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1n6 0 " "Pin \"F1n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n0 0 " "Pin \"F0n0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n1 0 " "Pin \"F0n1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n2 0 " "Pin \"F0n2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n3 0 " "Pin \"F0n3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n4 0 " "Pin \"F0n4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n5 0 " "Pin \"F0n5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F0n6 0 " "Pin \"F0n6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name6 0 " "Pin \"pin_name6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name8 0 " "Pin \"pin_name8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1449019262430 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1449019262430 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1449019262531 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1449019262540 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1449019262645 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1449019262991 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1449019263017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449019263946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  1 19:21:03 2015 " "Processing ended: Tue Dec  1 19:21:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449019263946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449019263946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449019263946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449019263946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449019265373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449019265376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  1 19:21:05 2015 " "Processing started: Tue Dec  1 19:21:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449019265376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449019265376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off check -c check " "Command: quartus_asm --read_settings_files=off --write_settings_files=off check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449019265377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1449019266532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1449019266594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449019267771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  1 19:21:07 2015 " "Processing ended: Tue Dec  1 19:21:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449019267771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449019267771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449019267771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449019267771 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1449019267982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449019269024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449019269025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  1 19:21:08 2015 " "Processing started: Tue Dec  1 19:21:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449019269025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449019269025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta check -c check " "Command: quartus_sta check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449019269025 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1449019269049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449019269234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449019269257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1449019269257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "check.sdc " "Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1449019269501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1449019269501 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w1 w1 " "create_clock -period 1.000 -name w1 w1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449019269502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State_Machine:inst4\|inst State_Machine:inst4\|inst " "create_clock -period 1.000 -name State_Machine:inst4\|inst State_Machine:inst4\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449019269502 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1449019269502 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019269503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datab  to: combout " "Cell: inst14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019269503 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5  from: datab  to: combout " "Cell: inst5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019269503 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1449019269503 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1449019269505 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1449019269545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1449019269579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.267 " "Worst-case setup slack is -0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267        -1.940 State_Machine:inst4\|inst  " "   -0.267        -1.940 State_Machine:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088        -0.119 w1  " "   -0.088        -0.119 w1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449019269602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.760 " "Worst-case hold slack is -2.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760       -42.092 State_Machine:inst4\|inst  " "   -2.760       -42.092 State_Machine:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640        -4.634 w1  " "   -2.640        -4.634 w1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449019269627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449019269663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449019269692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -4.222 w1  " "   -1.222        -4.222 w1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 State_Machine:inst4\|inst  " "   -0.500       -16.000 State_Machine:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019269716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449019269716 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1449019269962 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1449019269963 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019269976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14  from: datab  to: combout " "Cell: inst14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019269976 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5  from: datab  to: combout " "Cell: inst5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1449019269976 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1449019269976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.213 " "Worst-case setup slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 State_Machine:inst4\|inst  " "    0.213         0.000 State_Machine:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 w1  " "    0.350         0.000 w1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449019270002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1449019270002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.602 " "Worst-case hold slack is -1.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602       -24.884 State_Machine:inst4\|inst  " "   -1.602       -24.884 State_Machine:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427        -2.608 w1  " "   -1.427        -2.608 w1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449019270030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449019270053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1449019270082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -4.222 w1  " "   -1.222        -4.222 w1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 State_Machine:inst4\|inst  " "   -0.500       -16.000 State_Machine:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1449019270120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1449019270120 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1449019270329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1449019270422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1449019270422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449019270715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  1 19:21:10 2015 " "Processing ended: Tue Dec  1 19:21:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449019270715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449019270715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449019270715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449019270715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449019272334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449019272336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  1 19:21:12 2015 " "Processing started: Tue Dec  1 19:21:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449019272336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449019272336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off check -c check " "Command: quartus_eda --read_settings_files=off --write_settings_files=off check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449019272337 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "check.vho\", \"check_fast.vho check_vhd.sdo check_vhd_fast.sdo /home/halkaabi/CPRE281/trying new things/simulation/modelsim/ simulation " "Generated files \"check.vho\", \"check_fast.vho\", \"check_vhd.sdo\" and \"check_vhd_fast.sdo\" in directory \"/home/halkaabi/CPRE281/trying new things/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1449019273121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449019273370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  1 19:21:13 2015 " "Processing ended: Tue Dec  1 19:21:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449019273370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449019273370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449019273370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449019273370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449019273554 ""}
