-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (223 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=10,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=81,HLS_SYN_FF=16514,HLS_SYN_LUT=28957,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv224_lc_1 : STD_LOGIC_VECTOR (223 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010001";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010010";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv14_3F9D : STD_LOGIC_VECTOR (13 downto 0) := "11111110011101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv22_C800 : STD_LOGIC_VECTOR (21 downto 0) := "0000001100100000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv14_4A : STD_LOGIC_VECTOR (13 downto 0) := "00000001001010";
    constant ap_const_lv16_B2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010110010";
    constant ap_const_lv14_3FF2 : STD_LOGIC_VECTOR (13 downto 0) := "11111111110010";
    constant ap_const_lv16_8C : STD_LOGIC_VECTOR (15 downto 0) := "0000000010001100";
    constant ap_const_lv11_6D : STD_LOGIC_VECTOR (10 downto 0) := "00001101101";
    constant ap_const_lv16_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_33E : STD_LOGIC_VECTOR (14 downto 0) := "000001100111110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv31_1AC0000 : STD_LOGIC_VECTOR (30 downto 0) := "0000001101011000000000000000000";
    constant ap_const_lv11_79 : STD_LOGIC_VECTOR (10 downto 0) := "00001111001";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv62_3F20000000000000 : STD_LOGIC_VECTOR (61 downto 0) := "11111100100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv78_3F0B0000000000000000 : STD_LOGIC_VECTOR (77 downto 0) := "111111000010110000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv70_3F0600000000000000 : STD_LOGIC_VECTOR (69 downto 0) := "1111110000011000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv22_3FFF4B : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111101001011";
    constant ap_const_lv22_62 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001100010";
    constant ap_const_lv22_25C : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001001011100";
    constant ap_const_lv22_DA00 : STD_LOGIC_VECTOR (21 downto 0) := "0000001101101000000000";
    constant ap_const_lv24_25C : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001001011100";
    constant ap_const_lv24_46B00 : STD_LOGIC_VECTOR (23 downto 0) := "000001000110101100000000";
    constant ap_const_lv22_2DD : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001011011101";
    constant ap_const_lv22_2C00 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010110000000000";
    constant ap_const_lv22_B5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010110101";
    constant ap_const_lv22_4E3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010011100011";
    constant ap_const_lv22_71 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001110001";
    constant ap_const_lv22_6200 : STD_LOGIC_VECTOR (21 downto 0) := "0000000110001000000000";
    constant ap_const_lv22_3FFF52 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111101010010";
    constant ap_const_lv19_16 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010110";
    constant ap_const_lv31_7FFFFF52 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111101010010";
    constant ap_const_lv21_2E : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000101110";
    constant ap_const_lv20_EC800 : STD_LOGIC_VECTOR (19 downto 0) := "11101100100000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (223 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (223 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_10_reg_1505 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_10_reg_1505_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_10_reg_1505_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1516 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1516_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1516_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1516_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1516_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1524 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1524_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1524_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1524_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1524_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1535 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1535_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1535_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1535_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1535_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_1546 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_1546_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_1546_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_1546_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_2_fu_471_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_2_reg_1558 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_2_reg_1558_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_2_reg_1558_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_1_fu_1325_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_1_reg_1563 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln708_2_reg_1568 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_6_reg_1573 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1347_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_21_reg_1578 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln708_s_reg_1583 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln_reg_1588 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_7_reg_1593 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_9_reg_1598 : STD_LOGIC_VECTOR (13 downto 0);
    signal lhs_V_2_fu_579_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_2_reg_1603 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_582_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_reg_1608 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_reg_1608_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_reg_1614 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_reg_1614_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_4_reg_1619 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_9_reg_1624 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_10_reg_1629 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_35_fu_647_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_1634 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_1634_pp0_iter5_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_reg_1639 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_s_reg_1645 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_4_reg_1650 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_5_reg_1655 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_4_reg_1660 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_4_reg_1660_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_reg_1666 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_reg_1666_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_reg_1666_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_reg_1666_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_reg_1666_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_14_fu_1410_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_14_reg_1672 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_17_fu_1416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_reg_1678 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln728_fu_1422_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln728_reg_1683 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_20_fu_1427_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_20_reg_1688 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1433_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_30_reg_1693 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_30_reg_1693_pp0_iter6_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1442_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_7_reg_1698 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_6_reg_1703 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_34_fu_757_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_34_reg_1708 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_11_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_11_reg_1714 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1466_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_10_reg_1719 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln700_1_fu_865_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln700_1_reg_1724 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_18_fu_902_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal r_V_18_reg_1729 : STD_LOGIC_VECTOR (59 downto 0);
    signal r_V_19_fu_908_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_19_reg_1734 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1474_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_39_reg_1739 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_5_reg_1744 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_10_reg_1749 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_10_reg_1749_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_29_fu_1482_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_29_reg_1754 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_1_reg_1759 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_2_reg_1764 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_5_fu_968_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_5_reg_1769 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_8_reg_1774 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln700_fu_993_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal sub_ln700_reg_1779 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln700_2_fu_1005_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln700_2_reg_1784 : STD_LOGIC_VECTOR (61 downto 0);
    signal r_V_21_fu_1023_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_21_reg_1789 : STD_LOGIC_VECTOR (48 downto 0);
    signal r_V_22_fu_1032_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_22_reg_1794 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_6_reg_1799 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_24_fu_1488_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_24_reg_1804 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_7_reg_1809 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_1_reg_1814 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_1_reg_1814_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_1_reg_1814_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_2_fu_1110_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln1192_2_reg_1819 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_9_reg_1824 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_5_reg_1829 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_5_reg_1829_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_5_reg_1829_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_6_fu_1162_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal mul_ln1192_6_reg_1834 : STD_LOGIC_VECTOR (66 downto 0);
    signal r_V_23_fu_1171_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_23_reg_1839 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_26_fu_1193_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal r_V_26_reg_1844 : STD_LOGIC_VECTOR (41 downto 0);
    signal r_V_27_fu_1202_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_27_reg_1849 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_11_reg_1854 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_3_fu_1214_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1192_3_reg_1859 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1192_9_fu_1238_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln1192_9_reg_1874 : STD_LOGIC_VECTOR (55 downto 0);
    signal r_V_28_fu_1247_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_28_reg_1879 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1192_4_fu_1259_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln1192_4_reg_1884 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_1226_p2 : STD_LOGIC_VECTOR (77 downto 0);
    signal mul_ln1192_7_reg_1889 : STD_LOGIC_VECTOR (77 downto 0);
    signal mul_ln1192_11_fu_1271_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal mul_ln1192_11_reg_1894 : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call66 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call66 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call66 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call66 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call66 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call66 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call66 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call66 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call66 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call66 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call66 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp18 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call33 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call33 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call33 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call33 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call33 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call33 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call33 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call33 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call33 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call33 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call33 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp25 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call71 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call71 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call71 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call71 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call71 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call71 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call71 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call71 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call71 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call71 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call71 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp29 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call86 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call86 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call86 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call86 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call86 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call86 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call86 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call86 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call86 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call86 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call86 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp34 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call106 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call106 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call106 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call106 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call106 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call106 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call106 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call106 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call106 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call106 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call106 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp35 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call193 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call193 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call193 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call193 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call193 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call193 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call193 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call193 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call193 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call193 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call193 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp61 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call233 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call233 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call233 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call233 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call233 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call233 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call233 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call233 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call233 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call233 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call233 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp72 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call208 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call208 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call208 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call208 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call208 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call208 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call208 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call208 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call208 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call208 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call208 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp99 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call245 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call245 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call245 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call245 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call245 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call245 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call245 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call245 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call245 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call245 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call245 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp137 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call176 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call176 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call176 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call176 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call176 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call176 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call176 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call176 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call176 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call176 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call176 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp20 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call26 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call26 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call26 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call26 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call26 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call26 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call26 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call26 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call26 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call26 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call26 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp23 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call76 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call76 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call76 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call76 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call76 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call76 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call76 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call76 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call76 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call76 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call76 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp31 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call82 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call82 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call82 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call82 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call82 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call82 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call82 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call82 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call82 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call82 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call82 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp57 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call47 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call47 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call47 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call47 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call47 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call47 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call47 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call47 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call47 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call47 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call47 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp77 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call56 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call56 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call56 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call56 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call56 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call56 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call56 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp80 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call96 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call96 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call96 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call96 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call96 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call96 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call96 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call96 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call96 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call96 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call96 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp86 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call224 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call224 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call224 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call224 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call224 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call224 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call224 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call224 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call224 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call224 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call224 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp100 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call102 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call102 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call102 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call102 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call102 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call102 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call102 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call102 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call102 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp119 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call169 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call169 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call169 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call169 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call169 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call169 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call169 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call169 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call169 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call169 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call169 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal r_V_32_fu_1331_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1338_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1355_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1364_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_31_fu_526_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_31_fu_526_p2 : signal is "no";
    signal grp_fu_1372_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1381_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln703_fu_585_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_3_fu_596_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_36_fu_599_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_4_fu_605_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_14_fu_609_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1390_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1399_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal rhs_V_2_fu_644_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_3_fu_661_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_12_fu_665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_4_fu_675_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_17_fu_678_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_29_fu_703_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_29_fu_703_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_31_fu_716_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_1_fu_721_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_33_fu_724_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_fu_730_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_fu_743_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_34_fu_757_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_1_fu_754_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_34_fu_757_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_fu_1450_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1118_fu_763_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln1118_2_fu_781_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_3_fu_792_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_10_fu_788_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_11_fu_799_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_35_fu_803_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_1_fu_809_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln1118_1_fu_766_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_10_fu_773_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_fu_1458_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln1118_5_fu_834_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1118_4_fu_827_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_12_fu_841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_fu_854_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1192_9_fu_817_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln1192_fu_821_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1118_7_fu_878_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1118_6_fu_871_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_14_fu_885_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_fu_889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_18_fu_902_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_18_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_19_fu_908_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_4_fu_694_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_19_fu_908_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal lhs_V_6_fu_917_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln1253_fu_931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_33_fu_934_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_943_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln700_11_fu_951_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_7_fu_940_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_8_fu_955_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_5_fu_968_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_5_fu_968_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_1_fu_980_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln700_1_fu_980_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1_fu_986_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln700_1_fu_980_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln700_2_fu_1005_p0 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln700_2_fu_1005_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_19_fu_1011_p2 : STD_LOGIC_VECTOR (30 downto 0);
    attribute use_dsp48 of ret_V_19_fu_1011_p2 : signal is "no";
    signal r_V_21_fu_1023_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_21_fu_1023_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_22_fu_1032_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_8_fu_1029_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_22_fu_1032_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln703_5_fu_1038_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_24_fu_1041_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_fu_1057_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_30_fu_1071_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_fu_1068_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_30_fu_1071_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_30_fu_1071_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_1_fu_1077_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal rhs_V_fu_1085_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1494_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_32_fu_1089_p2 : STD_LOGIC_VECTOR (29 downto 0);
    attribute use_dsp48 of ret_V_32_fu_1089_p2 : signal is "no";
    signal mul_ln1192_2_fu_1110_p0 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln1192_2_fu_1110_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln700_1_fu_1116_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_9_fu_1128_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal rhs_V_4_fu_1136_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sub_ln700_1_fu_1123_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal ret_V_38_fu_1140_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln1192_6_fu_1162_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal mul_ln1192_6_fu_1162_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_23_fu_1171_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_9_fu_1168_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_23_fu_1171_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_25_fu_1180_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_11_fu_1177_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_25_fu_1180_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_25_fu_1180_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_26_fu_1193_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_26_fu_1193_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_27_fu_1202_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_12_fu_1199_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_27_fu_1202_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_3_fu_1214_p0 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln1192_3_fu_1214_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_9_fu_1238_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal mul_ln1192_9_fu_1238_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_28_fu_1247_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_13_fu_1244_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_28_fu_1247_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_4_fu_1259_p0 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1192_4_fu_1259_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_11_fu_1271_p0 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln1192_11_fu_1271_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_34_fu_1277_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal ret_V_42_fu_1293_p2 : STD_LOGIC_VECTOR (77 downto 0);
    signal ret_V_46_fu_1309_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal mul_ln1192_1_fu_1325_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_1_fu_1325_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_32_fu_1331_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_32_fu_1331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1338_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1116_3_fu_499_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1338_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1338_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1347_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1347_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1355_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1355_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1355_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1364_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1372_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1381_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1381_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1390_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_16_fu_615_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1390_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1390_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1399_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_fu_1410_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_13_fu_658_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_14_fu_1410_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_17_fu_1416_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_16_fu_671_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_fu_1416_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln728_fu_1422_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln728_fu_1422_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_20_fu_1427_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1116_7_fu_684_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_20_fu_1427_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1433_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1433_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_7_fu_1450_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_6_fu_691_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_7_fu_1450_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_fu_1458_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_9_fu_713_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_10_fu_1458_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1474_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_29_fu_1482_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_24_fu_1488_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1116_10_fu_1047_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_24_fu_1488_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1494_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1226_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to9 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component cos_lut_ap_fixed_14_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component sin_lut_ap_fixed_14_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component myproject_mul_67s_20s_78_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (66 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (77 downto 0) );
    end component;


    component myproject_mul_mul_14s_9s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_14s_8ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_14s_11ns_17ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_14s_11ns_20ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_muladd_14s_11ns_15ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_14s_9ns_22s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_24s_14s_30ns_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mac_muladd_14s_12ns_22ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_mulsub_16s_16s_22ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_mul_mul_11s_11s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component myproject_mac_mul_sub_15s_10s_18s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_muladd_14s_10s_22s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_muladd_22s_9s_30s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_mul_mul_15s_7ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (28 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;



begin
    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce,
        input_V => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce,
        input_V => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce,
        input_V => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce,
        input_V => p_Val2_7_reg_1546,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce,
        input_V => p_Val2_3_reg_1535,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce,
        input_V => trunc_ln708_6_reg_1573,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce,
        input_V => trunc_ln708_s_reg_1583,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce,
        input_V => trunc_ln708_7_reg_1593,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313 : component cos_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start,
        ap_done => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce,
        input_V => trunc_ln708_10_reg_1629,
        ap_return => grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce,
        input_V => p_Val2_3_reg_1535,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce,
        input_V => trunc_ln708_2_reg_1568,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce,
        input_V => trunc_ln_reg_1588,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce,
        input_V => p_Val2_10_reg_1505_pp0_iter2_reg,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce,
        input_V => trunc_ln708_9_reg_1598,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce,
        input_V => trunc_ln708_4_reg_1619,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return);

    myproject_mul_67s_20s_78_2_1_U17 : component myproject_mul_67s_20s_78_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 67,
        din1_WIDTH => 20,
        dout_WIDTH => 78)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_ln1192_6_reg_1834,
        din1 => r_V_23_reg_1839,
        ce => grp_fu_1226_ce,
        dout => grp_fu_1226_p2);

    myproject_mul_mul_14s_9s_22_1_1_U18 : component myproject_mul_mul_14s_9s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln1192_1_fu_1325_p0,
        din1 => mul_ln1192_1_fu_1325_p1,
        dout => mul_ln1192_1_fu_1325_p2);

    myproject_mul_mul_14s_8ns_22_1_1_U19 : component myproject_mul_mul_14s_8ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 8,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_32_fu_1331_p0,
        din1 => r_V_32_fu_1331_p1,
        dout => r_V_32_fu_1331_p2);

    myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20 : component myproject_mac_muladd_14s_11ns_17ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 11,
        din2_WIDTH => 17,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1338_p0,
        din1 => grp_fu_1338_p1,
        din2 => grp_fu_1338_p2,
        dout => grp_fu_1338_p3);

    myproject_mac_muladd_14s_11ns_20ns_24_1_1_U21 : component myproject_mac_muladd_14s_11ns_20ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 11,
        din2_WIDTH => 20,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_10_reg_1505,
        din1 => grp_fu_1347_p1,
        din2 => grp_fu_1347_p2,
        dout => grp_fu_1347_p3);

    myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22 : component myproject_mac_muladd_14s_11ns_15ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 11,
        din2_WIDTH => 15,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1355_p0,
        din1 => grp_fu_1355_p1,
        din2 => grp_fu_1355_p2,
        dout => grp_fu_1355_p3);

    myproject_mac_muladd_14s_9ns_22s_22_1_1_U23 : component myproject_mac_muladd_14s_9ns_22s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 9,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => p_Val2_3_reg_1535_pp0_iter1_reg,
        din1 => grp_fu_1364_p1,
        din2 => mul_ln1192_1_reg_1563,
        dout => grp_fu_1364_p3);

    myproject_mac_muladd_24s_14s_30ns_30_1_1_U24 : component myproject_mac_muladd_24s_14s_30ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 14,
        din2_WIDTH => 30,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_21_reg_1578,
        din1 => p_Val2_10_reg_1505_pp0_iter1_reg,
        din2 => grp_fu_1372_p2,
        dout => grp_fu_1372_p3);

    myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25 : component myproject_mac_muladd_14s_12ns_22ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 12,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => p_Val2_10_reg_1505_pp0_iter1_reg,
        din1 => grp_fu_1381_p1,
        din2 => grp_fu_1381_p2,
        dout => grp_fu_1381_p3);

    myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26 : component myproject_mac_mulsub_16s_16s_22ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1390_p0,
        din1 => grp_fu_1390_p1,
        din2 => grp_fu_1390_p2,
        dout => grp_fu_1390_p3);

    myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27 : component myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 8,
        din3_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => p_Val2_2_reg_1524_pp0_iter2_reg,
        din1 => grp_fu_1399_p1,
        din2 => grp_fu_1399_p2,
        din3 => grp_fu_1399_p3,
        dout => grp_fu_1399_p4);

    myproject_mul_mul_14s_14s_28_1_1_U28 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_14_fu_1410_p0,
        din1 => r_V_14_fu_1410_p1,
        dout => r_V_14_fu_1410_p2);

    myproject_mul_mul_16s_16s_32_1_1_U29 : component myproject_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_17_fu_1416_p0,
        din1 => r_V_17_fu_1416_p1,
        dout => r_V_17_fu_1416_p2);

    myproject_mul_mul_14s_9s_22_1_1_U30 : component myproject_mul_mul_14s_9s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln728_fu_1422_p0,
        din1 => mul_ln728_fu_1422_p1,
        dout => mul_ln728_fu_1422_p2);

    myproject_mul_mul_11s_11s_22_1_1_U31 : component myproject_mul_mul_11s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_20_fu_1427_p0,
        din1 => r_V_20_fu_1427_p1,
        dout => r_V_20_fu_1427_p2);

    myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32 : component myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 6,
        din3_WIDTH => 16,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_1433_p0,
        din1 => p_0_reg_1639,
        din2 => grp_fu_1433_p2,
        din3 => r_V_29_fu_703_p2,
        dout => grp_fu_1433_p4);

    myproject_mac_mul_sub_15s_10s_18s_24_1_1_U33 : component myproject_mac_mul_sub_15s_10s_18s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 24)
    port map (
        din0 => ret_V_fu_730_p2,
        din1 => p_4_reg_1650,
        din2 => tmp_2_fu_743_p3,
        dout => grp_fu_1442_p3);

    myproject_mul_mul_14s_14s_28_1_1_U34 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_7_fu_1450_p0,
        din1 => r_V_7_fu_1450_p1,
        dout => r_V_7_fu_1450_p2);

    myproject_mul_mul_14s_14s_28_1_1_U35 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_10_fu_1458_p0,
        din1 => r_V_10_fu_1458_p1,
        dout => r_V_10_fu_1458_p2);

    myproject_mac_muladd_14s_10s_22s_24_1_1_U36 : component myproject_mac_muladd_14s_10s_22s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        din2_WIDTH => 22,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_1_reg_1516_pp0_iter4_reg,
        din1 => p_3_reg_1666,
        din2 => lhs_V_1_fu_854_p3,
        dout => grp_fu_1466_p3);

    myproject_mac_muladd_22s_9s_30s_31_1_1_U37 : component myproject_mac_muladd_22s_9s_30s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 9,
        din2_WIDTH => 30,
        dout_WIDTH => 31)
    port map (
        din0 => r_V_20_reg_1688,
        din1 => grp_fu_1474_p1,
        din2 => lhs_V_6_fu_917_p3,
        dout => grp_fu_1474_p3);

    myproject_mul_mul_15s_7ns_21_1_1_U38 : component myproject_mul_mul_15s_7ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 7,
        dout_WIDTH => 21)
    port map (
        din0 => ret_V_35_reg_1634_pp0_iter5_reg,
        din1 => ret_V_29_fu_1482_p1,
        dout => ret_V_29_fu_1482_p2);

    myproject_mul_mul_11s_11s_22_1_1_U39 : component myproject_mul_mul_11s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => r_V_24_fu_1488_p0,
        din1 => r_V_24_fu_1488_p1,
        dout => r_V_24_fu_1488_p2);

    myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40 : component myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        din2_WIDTH => 10,
        din3_WIDTH => 29,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_30_reg_1693_pp0_iter6_reg,
        din1 => grp_fu_1494_p1,
        din2 => p_1_reg_1759,
        din3 => lhs_V_fu_1057_p3,
        dout => grp_fu_1494_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv224_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln700_1_reg_1724(29 downto 2) <= add_ln700_1_fu_865_p2(29 downto 2);
                lhs_V_2_reg_1603 <= lhs_V_2_fu_579_p1;
                mul_ln1192_11_reg_1894 <= mul_ln1192_11_fu_1271_p2;
                mul_ln1192_2_reg_1819 <= mul_ln1192_2_fu_1110_p2;
                mul_ln1192_3_reg_1859 <= mul_ln1192_3_fu_1214_p2;
                mul_ln1192_4_reg_1884 <= mul_ln1192_4_fu_1259_p2;
                mul_ln1192_6_reg_1834 <= mul_ln1192_6_fu_1162_p2;
                mul_ln1192_7_reg_1889 <= grp_fu_1226_p2;
                mul_ln1192_9_reg_1874 <= mul_ln1192_9_fu_1238_p2;
                mul_ln700_2_reg_1784 <= mul_ln700_2_fu_1005_p2;
                mul_ln728_reg_1683 <= mul_ln728_fu_1422_p2;
                p_0_reg_1639 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return;
                p_10_reg_1749 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
                p_10_reg_1749_pp0_iter6_reg <= p_10_reg_1749;
                p_11_reg_1854 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
                p_1_reg_1759 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
                p_2_reg_1764 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
                p_3_reg_1666 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
                p_3_reg_1666_pp0_iter5_reg <= p_3_reg_1666;
                p_3_reg_1666_pp0_iter6_reg <= p_3_reg_1666_pp0_iter5_reg;
                p_3_reg_1666_pp0_iter7_reg <= p_3_reg_1666_pp0_iter6_reg;
                p_3_reg_1666_pp0_iter8_reg <= p_3_reg_1666_pp0_iter7_reg;
                p_4_reg_1650 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_return;
                p_5_reg_1744 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
                p_6_reg_1799 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
                p_7_reg_1809 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
                p_8_reg_1774 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return;
                p_9_reg_1824 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
                p_Val2_10_reg_1505_pp0_iter2_reg <= p_Val2_10_reg_1505_pp0_iter1_reg;
                p_Val2_1_reg_1516_pp0_iter2_reg <= p_Val2_1_reg_1516_pp0_iter1_reg;
                p_Val2_1_reg_1516_pp0_iter3_reg <= p_Val2_1_reg_1516_pp0_iter2_reg;
                p_Val2_1_reg_1516_pp0_iter4_reg <= p_Val2_1_reg_1516_pp0_iter3_reg;
                p_Val2_2_reg_1524_pp0_iter2_reg <= p_Val2_2_reg_1524_pp0_iter1_reg;
                p_Val2_2_reg_1524_pp0_iter3_reg <= p_Val2_2_reg_1524_pp0_iter2_reg;
                p_Val2_2_reg_1524_pp0_iter4_reg <= p_Val2_2_reg_1524_pp0_iter3_reg;
                p_Val2_3_reg_1535_pp0_iter2_reg <= p_Val2_3_reg_1535_pp0_iter1_reg;
                p_Val2_3_reg_1535_pp0_iter3_reg <= p_Val2_3_reg_1535_pp0_iter2_reg;
                p_Val2_3_reg_1535_pp0_iter4_reg <= p_Val2_3_reg_1535_pp0_iter3_reg;
                p_Val2_4_reg_1660 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_return;
                p_Val2_4_reg_1660_pp0_iter5_reg <= p_Val2_4_reg_1660;
                p_Val2_5_reg_1655 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
                p_Val2_6_reg_1703 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
                p_Val2_7_reg_1546_pp0_iter2_reg <= p_Val2_7_reg_1546_pp0_iter1_reg;
                p_Val2_7_reg_1546_pp0_iter3_reg <= p_Val2_7_reg_1546_pp0_iter2_reg;
                p_Val2_9_reg_1624 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
                p_Val2_s_reg_1614 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_return;
                p_Val2_s_reg_1614_pp0_iter4_reg <= p_Val2_s_reg_1614;
                p_s_reg_1645 <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_return;
                    r_V_11_reg_1714(31 downto 2) <= r_V_11_fu_845_p2(31 downto 2);
                r_V_14_reg_1672 <= r_V_14_fu_1410_p2;
                r_V_17_reg_1678 <= r_V_17_fu_1416_p2;
                r_V_18_reg_1729 <= r_V_18_fu_902_p2;
                r_V_19_reg_1734 <= r_V_19_fu_908_p2;
                r_V_20_reg_1688 <= r_V_20_fu_1427_p2;
                r_V_21_reg_1789 <= r_V_21_fu_1023_p2;
                r_V_22_reg_1794 <= r_V_22_fu_1032_p2;
                r_V_23_reg_1839 <= r_V_23_fu_1171_p2;
                r_V_24_reg_1804 <= r_V_24_fu_1488_p2;
                r_V_26_reg_1844 <= r_V_26_fu_1193_p2;
                r_V_27_reg_1849 <= r_V_27_fu_1202_p2;
                r_V_28_reg_1879 <= r_V_28_fu_1247_p2;
                r_V_34_reg_1708 <= r_V_34_fu_757_p2;
                r_V_5_reg_1769 <= r_V_5_fu_968_p2;
                r_V_reg_1608 <= r_V_fu_582_p1;
                r_V_reg_1608_pp0_iter4_reg <= r_V_reg_1608;
                ret_V_29_reg_1754 <= ret_V_29_fu_1482_p2;
                ret_V_30_reg_1693_pp0_iter6_reg <= ret_V_30_reg_1693;
                ret_V_35_reg_1634 <= ret_V_35_fu_647_p2;
                ret_V_35_reg_1634_pp0_iter5_reg <= ret_V_35_reg_1634;
                sext_ln1118_2_reg_1558_pp0_iter2_reg <= sext_ln1118_2_reg_1558;
                sext_ln1118_2_reg_1558_pp0_iter3_reg <= sext_ln1118_2_reg_1558_pp0_iter2_reg;
                sub_ln700_reg_1779 <= sub_ln700_fu_993_p2;
                trunc_ln708_10_reg_1629 <= grp_fu_1399_p4(21 downto 8);
                trunc_ln708_1_reg_1814 <= ret_V_32_fu_1089_p2(29 downto 16);
                trunc_ln708_1_reg_1814_pp0_iter8_reg <= trunc_ln708_1_reg_1814;
                trunc_ln708_1_reg_1814_pp0_iter9_reg <= trunc_ln708_1_reg_1814_pp0_iter8_reg;
                trunc_ln708_4_reg_1619 <= grp_fu_1390_p3(21 downto 8);
                trunc_ln708_5_reg_1829 <= ret_V_38_fu_1140_p2(61 downto 48);
                trunc_ln708_5_reg_1829_pp0_iter8_reg <= trunc_ln708_5_reg_1829;
                trunc_ln708_5_reg_1829_pp0_iter9_reg <= trunc_ln708_5_reg_1829_pp0_iter8_reg;
                trunc_ln708_7_reg_1593 <= grp_fu_1372_p3(29 downto 16);
                trunc_ln708_9_reg_1598 <= grp_fu_1381_p3(21 downto 8);
                trunc_ln_reg_1588 <= ret_V_31_fu_526_p2(21 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1192_1_reg_1563 <= mul_ln1192_1_fu_1325_p2;
                p_Val2_10_reg_1505 <= x_V_in_sig(209 downto 196);
                p_Val2_10_reg_1505_pp0_iter1_reg <= p_Val2_10_reg_1505;
                p_Val2_1_reg_1516 <= x_V_in_sig(69 downto 56);
                p_Val2_1_reg_1516_pp0_iter1_reg <= p_Val2_1_reg_1516;
                p_Val2_2_reg_1524 <= x_V_in_sig(223 downto 210);
                p_Val2_2_reg_1524_pp0_iter1_reg <= p_Val2_2_reg_1524;
                p_Val2_3_reg_1535 <= x_V_in_sig(41 downto 28);
                p_Val2_3_reg_1535_pp0_iter1_reg <= p_Val2_3_reg_1535;
                p_Val2_7_reg_1546 <= x_V_in_sig(55 downto 42);
                p_Val2_7_reg_1546_pp0_iter1_reg <= p_Val2_7_reg_1546;
                sext_ln1118_2_reg_1558 <= sext_ln1118_2_fu_471_p1;
                trunc_ln708_2_reg_1568 <= r_V_32_fu_1331_p2(21 downto 8);
                trunc_ln708_6_reg_1573 <= grp_fu_1338_p3(21 downto 8);
                trunc_ln708_s_reg_1583 <= grp_fu_1355_p3(21 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ret_V_10_reg_1719 <= grp_fu_1466_p3;
                ret_V_30_reg_1693 <= grp_fu_1433_p4;
                ret_V_39_reg_1739 <= grp_fu_1474_p3;
                ret_V_7_reg_1698 <= grp_fu_1442_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_21_reg_1578 <= grp_fu_1347_p3;
            end if;
        end if;
    end process;
    r_V_11_reg_1714(1 downto 0) <= "00";
    add_ln700_1_reg_1724(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_1_fu_865_p2 <= std_logic_vector(signed(sext_ln1192_9_fu_817_p1) + signed(sub_ln1192_fu_821_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp100_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp100 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp119_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp119 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp137_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp137 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp18_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp18 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp20_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp20 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp23_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp23 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp25_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp25 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp29_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp29 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp31_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp31 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp34_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp34 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp35_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp35 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp57_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp57 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp61_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp61 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp72_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp72 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp77_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp77 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp80_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp80 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp86 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp99 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call102_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call102 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call106 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call169_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call169 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call176_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call176 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call193_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call193 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call208_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call208 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call224_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call224 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call233_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call233 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call245_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call245 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call26_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call26 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call33_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call33 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call47_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call47 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call56_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call56 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call66_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call66 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call71_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call71 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call76_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call76 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call82_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call82 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call86 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call96 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call169 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call193 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to9_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to9 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to9)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to9 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241_input_V <= x_V_in_sig(14 - 1 downto 0);

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp25) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_ap_start_reg;
    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250_input_V <= std_logic_vector(signed(p_Val2_2_reg_1524) + signed(p_Val2_1_reg_1516));

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp29)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_ap_start_reg;
    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259_input_V <= std_logic_vector(signed(p_Val2_10_reg_1505) - signed(p_Val2_1_reg_1516));

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268_ap_start_reg;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp35)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp35) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_reg;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp61)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_reg;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp72)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp72) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp99)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp99) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp137)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp137) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start <= grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;

    grp_fu_1226_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1226_ce <= ap_const_logic_1;
        else 
            grp_fu_1226_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1338_p0 <= sext_ln1116_3_fu_499_p1(14 - 1 downto 0);
    grp_fu_1338_p1 <= ap_const_lv22_25C(11 - 1 downto 0);
    grp_fu_1338_p2 <= ap_const_lv22_DA00(17 - 1 downto 0);
    grp_fu_1347_p1 <= ap_const_lv24_25C(11 - 1 downto 0);
    grp_fu_1347_p2 <= ap_const_lv24_46B00(20 - 1 downto 0);
    grp_fu_1355_p0 <= sext_ln1116_3_fu_499_p1(14 - 1 downto 0);
    grp_fu_1355_p1 <= ap_const_lv22_2DD(11 - 1 downto 0);
    grp_fu_1355_p2 <= ap_const_lv22_2C00(15 - 1 downto 0);
    grp_fu_1364_p1 <= ap_const_lv22_B5(9 - 1 downto 0);
    grp_fu_1372_p2 <= (p_Val2_7_reg_1546_pp0_iter1_reg & ap_const_lv16_0);
    grp_fu_1381_p1 <= ap_const_lv22_4E3(12 - 1 downto 0);
    grp_fu_1381_p2 <= (p_Val2_7_reg_1546_pp0_iter1_reg & ap_const_lv8_0);
    grp_fu_1390_p0 <= sext_ln1118_16_fu_615_p1(16 - 1 downto 0);
    grp_fu_1390_p1 <= sext_ln1118_16_fu_615_p1(16 - 1 downto 0);
    grp_fu_1390_p2 <= (p_Val2_3_reg_1535_pp0_iter2_reg & ap_const_lv8_0);
    grp_fu_1399_p1 <= rhs_V_3_fu_596_p1(14 - 1 downto 0);
    grp_fu_1399_p2 <= ap_const_lv22_71(8 - 1 downto 0);
    grp_fu_1399_p3 <= ap_const_lv22_6200(16 - 1 downto 0);
    grp_fu_1433_p0 <= r_V_reg_1608_pp0_iter4_reg(14 - 1 downto 0);
    grp_fu_1433_p2 <= ap_const_lv19_16(6 - 1 downto 0);
    grp_fu_1474_p1 <= ap_const_lv31_7FFFFF52(9 - 1 downto 0);
    grp_fu_1494_p1 <= ap_const_lv20_EC800(18 - 1 downto 0);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_input_V <= x_V_in_sig(55 downto 42);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp23)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp23) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp31)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp31) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V <= std_logic_vector(unsigned(p_Val2_3_reg_1535) + unsigned(ap_const_lv14_3F9D));

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp57)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp77)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp77) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp80)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp80) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_input_V <= std_logic_vector(unsigned(sub_ln703_fu_585_p2) + unsigned(ap_const_lv14_4A));

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp86)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp86) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp100)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp100) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp119)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp119) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V <= std_logic_vector(signed(p_Val2_7_reg_1546_pp0_iter3_reg) + signed(ap_const_lv14_3FF2));

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;
    lhs_V_1_fu_854_p3 <= (p_Val2_2_reg_1524_pp0_iter4_reg & ap_const_lv8_0);
        lhs_V_2_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_reg_1505_pp0_iter2_reg),15));

        lhs_V_3_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_fu_647_p2),16));

        lhs_V_4_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_36_fu_599_p2),16));

    lhs_V_6_fu_917_p3 <= (mul_ln728_reg_1683 & ap_const_lv8_0);
    lhs_V_fu_1057_p3 <= (ret_V_29_reg_1754 & ap_const_lv8_0);
    mul_ln1192_11_fu_1271_p0 <= mul_ln1192_9_reg_1874;
    mul_ln1192_11_fu_1271_p1 <= r_V_28_reg_1879;
    mul_ln1192_11_fu_1271_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_11_fu_1271_p0) * signed(mul_ln1192_11_fu_1271_p1))), 70));
    mul_ln1192_1_fu_1325_p0 <= sext_ln1118_2_fu_471_p1(14 - 1 downto 0);
    mul_ln1192_1_fu_1325_p1 <= ap_const_lv22_3FFF4B(9 - 1 downto 0);
    mul_ln1192_2_fu_1110_p0 <= r_V_5_reg_1769(45 - 1 downto 0);
    mul_ln1192_2_fu_1110_p1 <= p_8_reg_1774;
    mul_ln1192_2_fu_1110_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_2_fu_1110_p0) * signed(mul_ln1192_2_fu_1110_p1))), 52));
    mul_ln1192_3_fu_1214_p0 <= mul_ln1192_2_reg_1819;
    mul_ln1192_3_fu_1214_p1 <= p_9_reg_1824;
    mul_ln1192_3_fu_1214_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_3_fu_1214_p0) * signed(mul_ln1192_3_fu_1214_p1))), 61));
    mul_ln1192_4_fu_1259_p0 <= mul_ln1192_3_reg_1859;
    mul_ln1192_4_fu_1259_p1 <= p_3_reg_1666_pp0_iter8_reg;
    mul_ln1192_4_fu_1259_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_1259_p0) * signed(mul_ln1192_4_fu_1259_p1))), 62));
    mul_ln1192_6_fu_1162_p0 <= r_V_21_reg_1789;
    mul_ln1192_6_fu_1162_p1 <= r_V_22_reg_1794;
    mul_ln1192_6_fu_1162_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_6_fu_1162_p0) * signed(mul_ln1192_6_fu_1162_p1))), 67));
    mul_ln1192_9_fu_1238_p0 <= r_V_26_reg_1844;
    mul_ln1192_9_fu_1238_p1 <= r_V_27_reg_1849;
    mul_ln1192_9_fu_1238_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_9_fu_1238_p0) * signed(mul_ln1192_9_fu_1238_p1))), 56));
    mul_ln700_1_fu_980_p0 <= r_V_11_reg_1714;
    mul_ln700_1_fu_980_p1 <= ret_V_10_reg_1719;
    mul_ln700_1_fu_980_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_980_p0) * signed(mul_ln700_1_fu_980_p1))), 46));
    mul_ln700_2_fu_1005_p0 <= r_V_18_reg_1729;
    mul_ln700_2_fu_1005_p1 <= r_V_19_reg_1734;
    mul_ln700_2_fu_1005_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_fu_1005_p0) * signed(mul_ln700_2_fu_1005_p1))), 62));
    mul_ln728_fu_1422_p0 <= sext_ln1118_2_reg_1558_pp0_iter3_reg(14 - 1 downto 0);
    mul_ln728_fu_1422_p1 <= ap_const_lv22_3FFF52(9 - 1 downto 0);
    r_V_10_fu_1458_p0 <= r_V_9_fu_713_p1(14 - 1 downto 0);
    r_V_10_fu_1458_p1 <= r_V_9_fu_713_p1(14 - 1 downto 0);
    r_V_11_fu_845_p2 <= std_logic_vector(unsigned(shl_ln1118_4_fu_827_p3) - unsigned(sext_ln1118_12_fu_841_p1));
        r_V_13_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1546_pp0_iter3_reg),28));

    r_V_14_fu_1410_p0 <= r_V_13_fu_658_p1(14 - 1 downto 0);
    r_V_14_fu_1410_p1 <= r_V_13_fu_658_p1(14 - 1 downto 0);
    r_V_15_fu_889_p2 <= std_logic_vector(unsigned(shl_ln1118_6_fu_871_p3) - unsigned(sext_ln1118_14_fu_885_p1));
        r_V_16_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_12_fu_665_p2),32));

    r_V_17_fu_1416_p0 <= r_V_16_fu_671_p1(16 - 1 downto 0);
    r_V_17_fu_1416_p1 <= r_V_16_fu_671_p1(16 - 1 downto 0);
    r_V_18_fu_902_p0 <= r_V_15_fu_889_p2;
    r_V_18_fu_902_p1 <= r_V_17_reg_1678;
    r_V_18_fu_902_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_18_fu_902_p0) * signed(r_V_18_fu_902_p1))), 60));
    r_V_19_fu_908_p0 <= sext_ln1118_4_fu_694_p1(10 - 1 downto 0);
    r_V_19_fu_908_p1 <= sext_ln1118_4_fu_694_p1(10 - 1 downto 0);
    r_V_19_fu_908_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_19_fu_908_p0) * signed(r_V_19_fu_908_p1))), 20));
    r_V_20_fu_1427_p0 <= sext_ln1116_7_fu_684_p1(11 - 1 downto 0);
    r_V_20_fu_1427_p1 <= sext_ln1116_7_fu_684_p1(11 - 1 downto 0);
    r_V_21_fu_1023_p0 <= ret_V_19_fu_1011_p2;
    r_V_21_fu_1023_p1 <= r_V_34_reg_1708;
    r_V_21_fu_1023_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_21_fu_1023_p0) * signed(r_V_21_fu_1023_p1))), 49));
    r_V_22_fu_1032_p0 <= sext_ln1116_8_fu_1029_p1(10 - 1 downto 0);
    r_V_22_fu_1032_p1 <= sext_ln1116_8_fu_1029_p1(10 - 1 downto 0);
    r_V_22_fu_1032_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_22_fu_1032_p0) * signed(r_V_22_fu_1032_p1))), 20));
    r_V_23_fu_1171_p0 <= sext_ln1116_9_fu_1168_p1(10 - 1 downto 0);
    r_V_23_fu_1171_p1 <= sext_ln1116_9_fu_1168_p1(10 - 1 downto 0);
    r_V_23_fu_1171_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_23_fu_1171_p0) * signed(r_V_23_fu_1171_p1))), 20));
    r_V_24_fu_1488_p0 <= sext_ln1116_10_fu_1047_p1(11 - 1 downto 0);
    r_V_24_fu_1488_p1 <= sext_ln1116_10_fu_1047_p1(11 - 1 downto 0);
    r_V_25_fu_1180_p0 <= sext_ln1116_11_fu_1177_p1(10 - 1 downto 0);
    r_V_25_fu_1180_p1 <= sext_ln1116_11_fu_1177_p1(10 - 1 downto 0);
    r_V_25_fu_1180_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_25_fu_1180_p0) * signed(r_V_25_fu_1180_p1))), 20));
    r_V_26_fu_1193_p0 <= r_V_24_reg_1804;
    r_V_26_fu_1193_p1 <= r_V_25_fu_1180_p2;
    r_V_26_fu_1193_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_26_fu_1193_p0) * signed(r_V_26_fu_1193_p1))), 42));
    r_V_27_fu_1202_p0 <= sext_ln1116_12_fu_1199_p1(10 - 1 downto 0);
    r_V_27_fu_1202_p1 <= sext_ln1116_12_fu_1199_p1(10 - 1 downto 0);
    r_V_27_fu_1202_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_27_fu_1202_p0) * signed(r_V_27_fu_1202_p1))), 20));
    r_V_28_fu_1247_p0 <= sext_ln1116_13_fu_1244_p1(10 - 1 downto 0);
    r_V_28_fu_1247_p1 <= sext_ln1116_13_fu_1244_p1(10 - 1 downto 0);
    r_V_28_fu_1247_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_28_fu_1247_p0) * signed(r_V_28_fu_1247_p1))), 20));
    r_V_29_fu_703_p0 <= p_s_reg_1645;
    r_V_29_fu_703_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_29_fu_703_p0) * signed('0' &ap_const_lv16_16))), 16));
    r_V_30_fu_1071_p0 <= sext_ln1116_fu_1068_p1(10 - 1 downto 0);
    r_V_30_fu_1071_p1 <= sext_ln1116_fu_1068_p1(10 - 1 downto 0);
    r_V_30_fu_1071_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_30_fu_1071_p0) * signed(r_V_30_fu_1071_p1))), 20));
    r_V_31_fu_716_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(r_V_reg_1608_pp0_iter4_reg));
    r_V_32_fu_1331_p0 <= sext_ln1118_2_fu_471_p1(14 - 1 downto 0);
    r_V_32_fu_1331_p1 <= ap_const_lv22_62(8 - 1 downto 0);
    r_V_33_fu_934_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln1253_fu_931_p1));
    r_V_34_fu_757_p0 <= sext_ln1116_1_fu_754_p1(10 - 1 downto 0);
    r_V_34_fu_757_p1 <= sext_ln1116_1_fu_754_p1(10 - 1 downto 0);
    r_V_34_fu_757_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_34_fu_757_p0) * signed(r_V_34_fu_757_p1))), 20));
    r_V_35_fu_803_p2 <= std_logic_vector(signed(sext_ln1118_10_fu_788_p1) - signed(sext_ln1118_11_fu_799_p1));
    r_V_5_fu_968_p0 <= ret_V_7_reg_1698;
    r_V_5_fu_968_p1 <= ret_V_8_fu_955_p2;
    r_V_5_fu_968_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(std_logic_vector(signed(r_V_5_fu_968_p0) * signed(r_V_5_fu_968_p1))), 48));
        r_V_6_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1524_pp0_iter4_reg),28));

    r_V_7_fu_1450_p0 <= r_V_6_fu_691_p1(14 - 1 downto 0);
    r_V_7_fu_1450_p1 <= r_V_6_fu_691_p1(14 - 1 downto 0);
        r_V_9_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1535_pp0_iter4_reg),28));

        r_V_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1524_pp0_iter2_reg),15));

    ret_V_12_fu_665_p2 <= std_logic_vector(signed(lhs_V_3_fu_661_p1) + signed(ap_const_lv16_8C));
    ret_V_14_fu_609_p2 <= std_logic_vector(signed(lhs_V_4_fu_605_p1) + signed(ap_const_lv16_B2));
    ret_V_17_fu_678_p2 <= std_logic_vector(signed(sext_ln703_4_fu_675_p1) + signed(ap_const_lv11_6D));
    ret_V_19_fu_1011_p2 <= std_logic_vector(signed(ret_V_39_reg_1739) + signed(ap_const_lv31_1AC0000));
    ret_V_24_fu_1041_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1038_p1) + signed(ap_const_lv11_79));
    ret_V_29_fu_1482_p1 <= ap_const_lv21_2E(7 - 1 downto 0);
    ret_V_31_fu_526_p2 <= std_logic_vector(signed(grp_fu_1364_p3) + signed(ap_const_lv22_C800));
    ret_V_32_fu_1089_p2 <= std_logic_vector(signed(rhs_V_fu_1085_p1) + signed(grp_fu_1494_p4));
    ret_V_33_fu_724_p2 <= std_logic_vector(unsigned(r_V_31_fu_716_p2) - unsigned(sext_ln703_1_fu_721_p1));
    ret_V_34_fu_1277_p2 <= std_logic_vector(unsigned(mul_ln1192_4_reg_1884) + unsigned(ap_const_lv62_3F20000000000000));
    ret_V_35_fu_647_p2 <= std_logic_vector(signed(lhs_V_2_reg_1603) - signed(rhs_V_2_fu_644_p1));
    ret_V_36_fu_599_p2 <= std_logic_vector(signed(lhs_V_2_fu_579_p1) - signed(rhs_V_3_fu_596_p1));
    ret_V_38_fu_1140_p2 <= std_logic_vector(signed(rhs_V_4_fu_1136_p1) + signed(sub_ln700_1_fu_1123_p2));
    ret_V_42_fu_1293_p2 <= std_logic_vector(unsigned(mul_ln1192_7_reg_1889) + unsigned(ap_const_lv78_3F0B0000000000000000));
    ret_V_46_fu_1309_p2 <= std_logic_vector(unsigned(mul_ln1192_11_reg_1894) + unsigned(ap_const_lv70_3F0600000000000000));
    ret_V_8_fu_955_p2 <= std_logic_vector(signed(sext_ln700_11_fu_951_p1) + signed(sext_ln1118_7_fu_940_p1));
    ret_V_fu_730_p2 <= std_logic_vector(unsigned(ret_V_33_fu_724_p2) + unsigned(ap_const_lv15_33E));
    rhs_V_1_fu_809_p3 <= (r_V_35_fu_803_p2 & ap_const_lv8_0);
        rhs_V_2_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1516_pp0_iter3_reg),15));

        rhs_V_3_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1546_pp0_iter2_reg),15));

        rhs_V_4_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_1128_p3),62));

        rhs_V_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_1077_p3),30));

        sext_ln1116_10_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_24_fu_1041_p2),22));

        sext_ln1116_11_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_7_reg_1809),20));

        sext_ln1116_12_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_10_reg_1749_pp0_iter6_reg),20));

        sext_ln1116_13_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_11_reg_1854),20));

        sext_ln1116_1_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1660),20));

        sext_ln1116_3_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1546),22));

        sext_ln1116_7_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_fu_678_p2),22));

        sext_ln1116_8_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_5_reg_1744),20));

        sext_ln1116_9_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_6_reg_1799),20));

        sext_ln1116_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_2_reg_1764),20));

        sext_ln1118_10_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_781_p3),19));

        sext_ln1118_11_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_792_p3),19));

        sext_ln1118_12_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_834_p3),32));

        sext_ln1118_14_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_878_p3),32));

        sext_ln1118_16_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_fu_609_p2),22));

        sext_ln1118_2_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1524),22));

        sext_ln1118_4_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_reg_1639),20));

        sext_ln1118_7_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_34_reg_1708),21));

        sext_ln1192_9_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_1_fu_809_p3),30));

        sext_ln1253_fu_931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_6_reg_1703),11));

        sext_ln700_11_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_943_p3),21));

        sext_ln703_1_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1614_pp0_iter4_reg),15));

        sext_ln703_4_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_reg_1624),11));

        sext_ln703_5_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1660_pp0_iter5_reg),11));

    shl_ln1118_1_fu_766_p3 <= (r_V_7_fu_1450_p2 & ap_const_lv2_0);
    shl_ln1118_2_fu_781_p3 <= (p_Val2_2_reg_1524_pp0_iter4_reg & ap_const_lv4_0);
    shl_ln1118_3_fu_792_p3 <= (p_Val2_2_reg_1524_pp0_iter4_reg & ap_const_lv2_0);
    shl_ln1118_4_fu_827_p3 <= (r_V_10_fu_1458_p2 & ap_const_lv4_0);
    shl_ln1118_5_fu_834_p3 <= (r_V_10_fu_1458_p2 & ap_const_lv2_0);
    shl_ln1118_6_fu_871_p3 <= (r_V_14_reg_1672 & ap_const_lv4_0);
    shl_ln1118_7_fu_878_p3 <= (r_V_14_reg_1672 & ap_const_lv2_0);
    shl_ln1_fu_986_p3 <= (add_ln700_1_reg_1724 & ap_const_lv16_0);
    shl_ln700_1_fu_1116_p3 <= (sub_ln700_reg_1779 & ap_const_lv16_0);
    sub_ln1192_fu_821_p2 <= std_logic_vector(unsigned(shl_ln1118_1_fu_766_p3) - unsigned(tmp_10_fu_773_p3));
    sub_ln700_1_fu_1123_p2 <= std_logic_vector(unsigned(shl_ln700_1_fu_1116_p3) - unsigned(mul_ln700_2_reg_1784));
    sub_ln700_fu_993_p2 <= std_logic_vector(unsigned(shl_ln1_fu_986_p3) - unsigned(mul_ln700_1_fu_980_p2));
    sub_ln703_fu_585_p2 <= std_logic_vector(unsigned(p_Val2_10_reg_1505_pp0_iter2_reg) - unsigned(p_Val2_3_reg_1535_pp0_iter2_reg));
    tmp_10_fu_773_p3 <= (trunc_ln1118_fu_763_p1 & ap_const_lv4_0);
    tmp_1_fu_1077_p3 <= (r_V_30_fu_1071_p2 & ap_const_lv8_0);
    tmp_2_fu_743_p3 <= (p_Val2_5_reg_1655 & ap_const_lv8_0);
    tmp_9_fu_1128_p3 <= (grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return & ap_const_lv48_0);
    tmp_fu_943_p3 <= (r_V_33_fu_934_p2 & ap_const_lv8_0);
    trunc_ln1118_fu_763_p1 <= r_V_7_fu_1450_p2(26 - 1 downto 0);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1814_pp0_iter9_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_34_fu_1277_p2(61 downto 48);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_5_reg_1829_pp0_iter9_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= ret_V_42_fu_1293_p2(77 downto 64);

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= ret_V_46_fu_1309_p2(69 downto 56);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
