Warning (10268): Verilog HDL information at q_8_42_datapath.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/home/Downloads/digital_design/q_8_42_count_ones_latency/q_8_42_datapath.sv Line: 13
