{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625119601525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625119601526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 10:36:39 2021 " "Processing started: Thu Jul 01 10:36:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625119601526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625119601526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM-Processor-CALab -c ARM-Processor-CALab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM-Processor-CALab -c ARM-Processor-CALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625119601526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625119602155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/wbstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/wbstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBStage " "Found entity 1: WBStage" {  } { { "../WBStage.v" "" { Text "C:/code/ARM-Processor-CALab/WBStage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/value2generator.v 3 3 " "Found 3 design units, including 3 entities, in source file /code/arm-processor-calab/value2generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Value2Generator " "Found entity 1: Value2Generator" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602207 ""} { "Info" "ISGN_ENTITY_NAME" "2 RotateImmShift " "Found entity 2: RotateImmShift" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602207 ""} { "Info" "ISGN_ENTITY_NAME" "3 ImmediateShift " "Found entity 3: ImmediateShift" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/statusregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/statusregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusRegister " "Found entity 1: StatusRegister" {  } { { "../StatusRegister.v" "" { Text "C:/code/ARM-Processor-CALab/StatusRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602210 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(25) " "Verilog HDL warning at SRAM_Controller.v(25): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625119602212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(13) " "Verilog HDL warning at SRAM.v(13): extended using \"x\" or \"z\"" {  } { { "../SRAM.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625119602216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../SRAM.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/registerfiletb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/registerfiletb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTB " "Found entity 1: RegisterFileTB" {  } { { "../RegisterFileTB.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFileTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(13) " "Verilog HDL information at RegisterFile.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../RegisterFile.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFile.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1625119602221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/pctb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/pctb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCTB " "Found entity 1: PCTB" {  } { { "../PCTB.v" "" { Text "C:/code/ARM-Processor-CALab/PCTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC.v" "" { Text "C:/code/ARM-Processor-CALab/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../MUX3to1.v" "" { Text "C:/code/ARM-Processor-CALab/MUX3to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602229 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 MUX2to1TB.v(14) " "Verilog HDL Expression warning at MUX2to1TB.v(14): truncated literal to match 32 bits" {  } { { "../MUX2to1TB.v" "" { Text "C:/code/ARM-Processor-CALab/MUX2to1TB.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1625119602232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/mux2to1tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/mux2to1tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1TB " "Found entity 1: MUX2to1TB" {  } { { "../MUX2to1TB.v" "" { Text "C:/code/ARM-Processor-CALab/MUX2to1TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "../MUX2to1.v" "" { Text "C:/code/ARM-Processor-CALab/MUX2to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/memstagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/memstagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStageReg " "Found entity 1: MemStageReg" {  } { { "../MemStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/MemStageReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/maintb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/maintb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainTB " "Found entity 1: MainTB" {  } { { "../MainTB.v" "" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/instructionmemorytb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/instructionmemorytb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemoryTB " "Found entity 1: InstructionMemoryTB" {  } { { "../InstructionMemoryTB.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemoryTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstagetb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstagetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStageTB " "Found entity 1: IFStageTB" {  } { { "../IFStageTB.v" "" { Text "C:/code/ARM-Processor-CALab/IFStageTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstageregtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstageregtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStageRegTB " "Found entity 1: IFStageRegTB" {  } { { "../IFStageRegTB.v" "" { Text "C:/code/ARM-Processor-CALab/IFStageRegTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStageReg " "Found entity 1: IFStageReg" {  } { { "../IFStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/IFStageReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc IFStage.v(9) " "Verilog HDL Declaration information at IFStage.v(9): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../IFStage.v" "" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1625119602258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStage " "Found entity 1: IFStage" {  } { { "../IFStage.v" "" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstagetb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/idstagetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDStageTB " "Found entity 1: IDStageTB" {  } { { "../IDStageTB.v" "" { Text "C:/code/ARM-Processor-CALab/IDStageTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstageregtb.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/arm-processor-calab/idstageregtb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/idstagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDStageReg " "Found entity 1: IDStageReg" {  } { { "../IDStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/IDStageReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/idstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDStage " "Found entity 1: IDStage" {  } { { "../IDStage.v" "" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "../HazardDetectionUnit.v" "" { Text "C:/code/ARM-Processor-CALab/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../ForwardingUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestagetb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestagetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStageTB " "Found entity 1: EXEStageTB" {  } { { "../EXEStageTB.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStageTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestageregtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestageregtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStageRegTB " "Found entity 1: EXEStageRegTB" {  } { { "../EXEStageRegTB.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStageRegTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStageReg " "Found entity 1: EXEStageReg" {  } { { "../EXEStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStageReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStage " "Found entity 1: EXEStage" {  } { { "../EXEStage.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/datamemorytb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/datamemorytb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryTB " "Found entity 1: DataMemoryTB" {  } { { "../DataMemoryTB.v" "" { Text "C:/code/ARM-Processor-CALab/DataMemoryTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory.v" "" { Text "C:/code/ARM-Processor-CALab/DataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/controlunittb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/controlunittb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitTB " "Found entity 1: ControlUnitTB" {  } { { "../ControlUnitTB.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnitTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/conditionchecktb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/conditionchecktb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheckTB " "Found entity 1: ConditionCheckTB" {  } { { "../ConditionCheckTB.v" "" { Text "C:/code/ARM-Processor-CALab/ConditionCheckTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../ConditionCheck.v" "" { Text "C:/code/ARM-Processor-CALab/ConditionCheck.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheController " "Found entity 1: CacheController" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602302 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cache.v(43) " "Verilog HDL information at Cache.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1625119602304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTB " "Found entity 1: ALUTB" {  } { { "../ALUTB.v" "" { Text "C:/code/ARM-Processor-CALab/ALUTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "C:/code/ARM-Processor-CALab/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderTB " "Found entity 1: AdderTB" {  } { { "../AdderTB.v" "" { Text "C:/code/ARM-Processor-CALab/AdderTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder.v" "" { Text "C:/code/ARM-Processor-CALab/Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119602315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ maintb.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/arm-processor-calab/ maintb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_UpdateSig_ID_R_OUT Main.v(62) " "Verilog HDL Implicit Net warning at Main.v(62): created implicit net for \"S_UpdateSig_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWriteEn_ID_R_OUT Main.v(62) " "Verilog HDL Implicit Net warning at Main.v(62): created implicit net for \"memWriteEn_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memReadEn_ID_R_OUT Main.v(62) " "Verilog HDL Implicit Net warning at Main.v(62): created implicit net for \"memReadEn_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB_EN_ID_R_OUT Main.v(63) " "Verilog HDL Implicit Net warning at Main.v(63): created implicit net for \"WB_EN_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isImmidiate_ID_R_OUT Main.v(64) " "Verilog HDL Implicit Net warning at Main.v(64): created implicit net for \"isImmidiate_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "type3 ForwardingUnit.v(12) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(12): created implicit net for \"type3\"" {  } { { "../ForwardingUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ForwardingUnit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "type4 ForwardingUnit.v(13) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(13): created implicit net for \"type4\"" {  } { { "../ForwardingUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ForwardingUnit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119602318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainTB " "Elaborating entity \"MainTB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625119602367 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clkMain MainTB.v(13) " "Verilog HDL warning at MainTB.v(13): assignments to clkMain create a combinational loop" {  } { { "../MainTB.v" "" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 13 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1625119602369 "|MainTB"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clkSRAM MainTB.v(16) " "Verilog HDL warning at MainTB.v(16): assignments to clkSRAM create a combinational loop" {  } { { "../MainTB.v" "" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 16 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1625119602369 "|MainTB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MainTB.v(21) " "Verilog HDL assignment warning at MainTB.v(21): truncated value with size 32 to match size of target (16)" {  } { { "../MainTB.v" "" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602369 "|MainTB"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "MainTB.v(26) " "Verilog HDL warning at MainTB.v(26): ignoring unsupported system task" {  } { { "../MainTB.v" "" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1625119602369 "|MainTB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main Main:UUTMain " "Elaborating entity \"Main\" for hierarchy \"Main:UUTMain\"" {  } { { "../MainTB.v" "UUTMain" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFStage Main:UUTMain\|IFStage:iFStage " "Elaborating entity \"IFStage\" for hierarchy \"Main:UUTMain\|IFStage:iFStage\"" {  } { { "../Main.v" "iFStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 Main:UUTMain\|IFStage:iFStage\|MUX2to1:mux " "Elaborating entity \"MUX2to1\" for hierarchy \"Main:UUTMain\|IFStage:iFStage\|MUX2to1:mux\"" {  } { { "../IFStage.v" "mux" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Main:UUTMain\|IFStage:iFStage\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Main:UUTMain\|IFStage:iFStage\|PC:pc\"" {  } { { "../IFStage.v" "pc" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Main:UUTMain\|IFStage:iFStage\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"Main:UUTMain\|IFStage:iFStage\|Adder:adder\"" {  } { { "../IFStage.v" "adder" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Main:UUTMain\|IFStage:iFStage\|InstructionMemory:instructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"Main:UUTMain\|IFStage:iFStage\|InstructionMemory:instructionMemory\"" {  } { { "../IFStage.v" "instructionMemory" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i InstructionMemory.v(9) " "Verilog HDL or VHDL warning at InstructionMemory.v(9): object \"i\" assigned a value but never read" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1625119602463 "|MainTB|Main:UUTMain|IFStage:iFStage|InstructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "storage InstructionMemory.v(11) " "Verilog HDL warning at InstructionMemory.v(11): initial value for variable storage should be constant" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 11 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1625119602524 "|MainTB|Main:UUTMain|IFStage:iFStage|InstructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage 0 InstructionMemory.v(5) " "Net \"storage\" at InstructionMemory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625119602528 "|MainTB|Main:UUTMain|IFStage:iFStage|InstructionMemory:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFStageReg Main:UUTMain\|IFStage:iFStage\|IFStageReg:ifStageReg " "Elaborating entity \"IFStageReg\" for hierarchy \"Main:UUTMain\|IFStage:iFStage\|IFStageReg:ifStageReg\"" {  } { { "../IFStage.v" "ifStageReg" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDStage Main:UUTMain\|IDStage:iDStage " "Elaborating entity \"IDStage\" for hierarchy \"Main:UUTMain\|IDStage:iDStage\"" {  } { { "../Main.v" "iDStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 Main:UUTMain\|IDStage:iDStage\|MUX2to1:mux1 " "Elaborating entity \"MUX2to1\" for hierarchy \"Main:UUTMain\|IDStage:iDStage\|MUX2to1:mux1\"" {  } { { "../IDStage.v" "mux1" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Main:UUTMain\|IDStage:iDStage\|RegisterFile:registerFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Main:UUTMain\|IDStage:iDStage\|RegisterFile:registerFile\"" {  } { { "../IDStage.v" "registerFile" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602589 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(13) " "Verilog HDL Always Construct warning at RegisterFile.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../RegisterFile.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFile.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119602593 "|MainTB|Main:UUTMain|IDStage:iDStage|RegisterFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Main:UUTMain\|IDStage:iDStage\|ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"Main:UUTMain\|IDStage:iDStage\|ControlUnit:cu\"" {  } { { "../IDStage.v" "cu" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(12) " "Verilog HDL assignment warning at ControlUnit.v(12): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602634 "|MainTB|Main:UUTMain|IDStage:iDStage|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(16) " "Verilog HDL assignment warning at ControlUnit.v(16): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602635 "|MainTB|Main:UUTMain|IDStage:iDStage|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(31) " "Verilog HDL assignment warning at ControlUnit.v(31): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602635 "|MainTB|Main:UUTMain|IDStage:iDStage|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(41) " "Verilog HDL assignment warning at ControlUnit.v(41): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602635 "|MainTB|Main:UUTMain|IDStage:iDStage|ControlUnit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck Main:UUTMain\|IDStage:iDStage\|ConditionCheck:conditionCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"Main:UUTMain\|IDStage:iDStage\|ConditionCheck:conditionCheck\"" {  } { { "../IDStage.v" "conditionCheck" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 Main:UUTMain\|IDStage:iDStage\|MUX2to1:mux2 " "Elaborating entity \"MUX2to1\" for hierarchy \"Main:UUTMain\|IDStage:iDStage\|MUX2to1:mux2\"" {  } { { "../IDStage.v" "mux2" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDStageReg Main:UUTMain\|IDStageReg:iDStageReg " "Elaborating entity \"IDStageReg\" for hierarchy \"Main:UUTMain\|IDStageReg:iDStageReg\"" {  } { { "../Main.v" "iDStageReg" { Text "C:/code/ARM-Processor-CALab/Main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit Main:UUTMain\|HazardDetectionUnit:hazardDetectionUnit " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"Main:UUTMain\|HazardDetectionUnit:hazardDetectionUnit\"" {  } { { "../Main.v" "hazardDetectionUnit" { Text "C:/code/ARM-Processor-CALab/Main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit Main:UUTMain\|ForwardingUnit:forwardingUnit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"Main:UUTMain\|ForwardingUnit:forwardingUnit\"" {  } { { "../Main.v" "forwardingUnit" { Text "C:/code/ARM-Processor-CALab/Main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEStage Main:UUTMain\|EXEStage:exeStage " "Elaborating entity \"EXEStage\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\"" {  } { { "../Main.v" "exeStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3to1 Main:UUTMain\|EXEStage:exeStage\|MUX3to1:MUX_src1 " "Elaborating entity \"MUX3to1\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\|MUX3to1:MUX_src1\"" {  } { { "../EXEStage.v" "MUX_src1" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Value2Generator Main:UUTMain\|EXEStage:exeStage\|Value2Generator:value2Generator " "Elaborating entity \"Value2Generator\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\|Value2Generator:value2Generator\"" {  } { { "../EXEStage.v" "value2Generator" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotateImmShift Main:UUTMain\|EXEStage:exeStage\|Value2Generator:value2Generator\|RotateImmShift:rotateImmShift " "Elaborating entity \"RotateImmShift\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\|Value2Generator:value2Generator\|RotateImmShift:rotateImmShift\"" {  } { { "../Value2Generator.v" "rotateImmShift" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateShift Main:UUTMain\|EXEStage:exeStage\|Value2Generator:value2Generator\|ImmediateShift:immShift " "Elaborating entity \"ImmediateShift\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\|Value2Generator:value2Generator\|ImmediateShift:immShift\"" {  } { { "../Value2Generator.v" "immShift" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Value2Generator.v(31) " "Verilog HDL assignment warning at Value2Generator.v(31): truncated value with size 64 to match size of target (32)" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602738 "|MainTB|Main:UUTMain|EXEStage:exeStage|Value2Generator:value2Generator|ImmediateShift:immShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Main:UUTMain\|EXEStage:exeStage\|ALU:aLU " "Elaborating entity \"ALU\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\|ALU:aLU\"" {  } { { "../EXEStage.v" "aLU" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(21) " "Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/code/ARM-Processor-CALab/ALU.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602748 "|MainTB|Main:UUTMain|EXEStage:exeStage|ALU:aLU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/code/ARM-Processor-CALab/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602748 "|MainTB|Main:UUTMain|EXEStage:exeStage|ALU:aLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusRegister Main:UUTMain\|EXEStage:exeStage\|StatusRegister:statusRegister " "Elaborating entity \"StatusRegister\" for hierarchy \"Main:UUTMain\|EXEStage:exeStage\|StatusRegister:statusRegister\"" {  } { { "../EXEStage.v" "statusRegister" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEStageReg Main:UUTMain\|EXEStageReg:exeStageReg " "Elaborating entity \"EXEStageReg\" for hierarchy \"Main:UUTMain\|EXEStageReg:exeStageReg\"" {  } { { "../Main.v" "exeStageReg" { Text "C:/code/ARM-Processor-CALab/Main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Main:UUTMain\|Cache:cache " "Elaborating entity \"Cache\" for hierarchy \"Main:UUTMain\|Cache:cache\"" {  } { { "../Main.v" "cache" { Text "C:/code/ARM-Processor-CALab/Main.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119602801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cache.v(75) " "Verilog HDL assignment warning at Cache.v(75): truncated value with size 32 to match size of target (1)" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119602891 "|MainTB|Main:UUTMain|Cache:cache"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Cache.v(43) " "Verilog HDL Always Construct warning at Cache.v(43): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119602949 "|MainTB|Main:UUTMain|Cache:cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheController Main:UUTMain\|CacheController:cache_conteroller " "Elaborating entity \"CacheController\" for hierarchy \"Main:UUTMain\|CacheController:cache_conteroller\"" {  } { { "../Main.v" "cache_conteroller" { Text "C:/code/ARM-Processor-CALab/Main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119604123 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns Cache_Controller.v(40) " "Verilog HDL Always Construct warning at Cache_Controller.v(40): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119604125 "|MainTB|Main:UUTMain|CacheController:cache_conteroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.Swrite Cache_Controller.v(40) " "Inferred latch for \"ns.Swrite\" at Cache_Controller.v(40)" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604126 "|MainTB|Main:UUTMain|CacheController:cache_conteroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.Sread Cache_Controller.v(40) " "Inferred latch for \"ns.Sread\" at Cache_Controller.v(40)" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604126 "|MainTB|Main:UUTMain|CacheController:cache_conteroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.idle Cache_Controller.v(40) " "Inferred latch for \"ns.idle\" at Cache_Controller.v(40)" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604126 "|MainTB|Main:UUTMain|CacheController:cache_conteroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller Main:UUTMain\|SRAM_Controller:memStage " "Elaborating entity \"SRAM_Controller\" for hierarchy \"Main:UUTMain\|SRAM_Controller:memStage\"" {  } { { "../Main.v" "memStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119604137 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitStep SRAM_Controller.v(28) " "Verilog HDL Always Construct warning at SRAM_Controller.v(28): inferring latch(es) for variable \"waitStep\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119604139 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr SRAM_Controller.v(84) " "Verilog HDL Always Construct warning at SRAM_Controller.v(84): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1625119604139 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeData SRAM_Controller.v(98) " "Verilog HDL Always Construct warning at SRAM_Controller.v(98): variable \"writeData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1625119604139 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SRAM_Controller.v(85) " "Verilog HDL Case Statement warning at SRAM_Controller.v(85): incomplete case statement has no default case item" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1625119604139 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SRAM_Controller.v(85) " "Verilog HDL Case Statement information at SRAM_Controller.v(85): all case item expressions in this case statement are onehot" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1625119604139 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_DQ_TMP SRAM_Controller.v(81) " "Verilog HDL Always Construct warning at SRAM_Controller.v(81): inferring latch(es) for variable \"SRAM_DQ_TMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119604140 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SRAM_DQ_TMP\[63..32\] 0 SRAM_Controller.v(14) " "Net \"SRAM_DQ_TMP\[63..32\]\" at SRAM_Controller.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625119604141 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[0\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[0\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[1\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[1\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[2\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[2\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[3\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[3\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[4\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[4\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[5\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[5\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[6\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[6\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[7\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[7\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[8\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[8\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[9\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[9\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[10\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[10\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[11\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[11\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604142 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[12\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[12\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[13\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[13\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[14\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[14\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[15\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[15\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[16\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[16\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[17\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[17\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[18\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[18\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[19\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[19\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[20\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[20\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[21\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[21\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[22\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[22\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[23\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[23\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[24\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[24\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[25\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[25\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[26\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[26\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[27\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[27\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604143 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[28\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[28\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[29\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[29\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[30\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[30\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[31\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[31\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[0\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[0\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[1\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[1\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[2\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[2\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[3\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[3\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[4\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[4\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[5\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[5\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[6\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[6\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[7\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[7\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604144 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[8\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[8\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[9\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[9\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[10\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[10\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[11\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[11\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[12\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[12\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[13\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[13\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[14\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[14\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[15\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[15\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[16\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[16\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[17\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[17\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[18\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[18\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604145 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[19\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[19\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[20\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[20\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[21\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[21\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[22\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[22\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[23\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[23\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[24\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[24\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[25\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[25\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[26\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[26\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[27\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[27\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[28\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[28\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[29\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[29\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604146 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[30\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[30\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604147 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[31\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[31\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119604147 "|MainTB|Main:UUTMain|SRAM_Controller:memStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStageReg Main:UUTMain\|MemStageReg:memStageReg " "Elaborating entity \"MemStageReg\" for hierarchy \"Main:UUTMain\|MemStageReg:memStageReg\"" {  } { { "../Main.v" "memStageReg" { Text "C:/code/ARM-Processor-CALab/Main.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119604162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBStage Main:UUTMain\|WBStage:wbStage " "Elaborating entity \"WBStage\" for hierarchy \"Main:UUTMain\|WBStage:wbStage\"" {  } { { "../Main.v" "wbStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119604174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:UUTSRAM " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:UUTSRAM\"" {  } { { "../MainTB.v" "UUTSRAM" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119604189 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clkSRAM " "Net \"clkSRAM\" is missing source, defaulting to GND" {  } { { "../MainTB.v" "clkSRAM" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1625119608518 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1625119608518 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "../MainTB.v" "rst" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1625119608539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clkMain " "Net \"clkMain\" is missing source, defaulting to GND" {  } { { "../MainTB.v" "clkMain" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1625119608539 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clkSRAM " "Net \"clkSRAM\" is missing source, defaulting to GND" {  } { { "../MainTB.v" "clkSRAM" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1625119608539 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1625119608539 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1625119610015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/code/ARM-Processor-CALab/Quartus/output_files/ARM-Processor-CALab.map.smsg " "Generated suppressed messages file C:/code/ARM-Processor-CALab/Quartus/output_files/ARM-Processor-CALab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1625119610106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5270 " "Peak virtual memory: 5270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625119610178 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 01 10:36:50 2021 " "Processing ended: Thu Jul 01 10:36:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625119610178 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625119610178 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625119610178 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625119610178 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 39 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 39 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625119610769 ""}
