// Seed: 1901833674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign id_5 = (id_5) + -1'd0;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    output tri id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    input wor id_9,
    output logic id_10,
    output supply1 id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    output supply0 id_19,
    input tri id_20,
    output supply1 id_21,
    output tri0 id_22,
    input tri1 id_23,
    output tri1 id_24
);
  parameter id_26 = id_23 - 1;
  assign id_4 = id_9 + -1'b0;
  always id_10 <= 1'b0;
  wire id_27;
  assign id_1 = id_9;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26
  );
  assign modCall_1.id_8 = 0;
  assign id_21 = 1;
endmodule
