Analysis & Synthesis report for de0_vga_qsys
Mon Feb 20 20:53:29 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 12. State Machine - |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state
 13. State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_next
 14. State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_state
 15. State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|i_next
 16. State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|i_state
 17. State Machine - |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for system:qsys_system_0|system_sysclks:sysclks
 25. Source assignments for system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2|system_sysclks_dffpipe_l2c:dffpipe3
 26. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated
 27. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated
 28. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated
 29. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated
 30. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 31. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 32. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated
 33. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 34. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 35. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 36. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 37. Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 38. Source assignments for system:qsys_system_0|system_sdram_0:sdram_0
 39. Source assignments for system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 40. Source assignments for system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 41. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component
 42. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated
 43. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_i47:rdptr_g1p
 44. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_eic:wrptr_g1p
 45. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|altsyncram_li31:fifo_ram
 46. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp
 47. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe14
 48. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_brp
 49. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_bwp
 50. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
 51. Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe18
 52. Source assignments for system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Source assignments for system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux
 56. Source assignments for system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001
 57. Source assignments for system:qsys_system_0|system_cmd_xbar_demux_002:cmd_xbar_demux_002
 58. Source assignments for system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux
 59. Source assignments for system:qsys_system_0|system_rsp_xbar_demux_001:rsp_xbar_demux_001
 60. Source assignments for system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_002
 61. Source assignments for system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_003
 62. Source assignments for system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_004
 63. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 78. Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 79. Source assignments for sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated
 80. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data
 81. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag
 83. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a
 85. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b
 87. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
 89. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
 90. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component
 91. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component
 93. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 95. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 96. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 97. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 98. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy
 99. Parameter Settings for User Entity Instance: system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo
100. Parameter Settings for User Entity Instance: system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo
101. Parameter Settings for User Entity Instance: system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic
102. Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0
103. Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma
104. Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component
106. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_translator:cpu_0_instruction_master_translator
107. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator
108. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator
109. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator
110. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:sdram_0_s1_translator
111. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator
112. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
113. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator
114. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
115. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent
118. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent
119. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent
123. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
126. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent
129. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent
133. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent
134. Parameter Settings for User Entity Instance: system:qsys_system_0|system_addr_router:addr_router|system_addr_router_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: system:qsys_system_0|system_addr_router_001:addr_router_001|system_addr_router_001_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: system:qsys_system_0|system_addr_router_002:addr_router_002|system_addr_router_002_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router:id_router|system_id_router_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_001:id_router_001|system_id_router_001_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_002:id_router_002|system_id_router_002_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_002:id_router_003|system_id_router_002_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_002:id_router_004|system_id_router_002_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_traffic_limiter:limiter
143. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001
144. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter
145. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
146. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
147. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
148. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
149. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
150. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
151. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
152. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
153. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
154. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
155. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
157. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
159. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller
161. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
162. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_001
163. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
164. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_002
165. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
166. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter
175. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001
176. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002
177. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003
178. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004
180. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005
182. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser
184. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
185. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
186. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
187. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001
188. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
189. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002
192. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
193. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
194. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
195. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003
196. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
197. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
198. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
199. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004
200. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
201. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
202. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
203. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005
204. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006
208. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007
212. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
213. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
214. Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
215. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
216. Parameter Settings for Inferred Entity Instance: sld_signaltap:instance_one
217. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
218. Parameter Settings for Inferred Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8
219. altsyncram Parameter Settings by Entity Instance
220. altmult_add Parameter Settings by Entity Instance
221. scfifo Parameter Settings by Entity Instance
222. dcfifo Parameter Settings by Entity Instance
223. altpll Parameter Settings by Entity Instance
224. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
225. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
226. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
227. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
228. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
229. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
230. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
231. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser"
232. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor"
233. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor"
234. Port Connectivity Checks: "system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
235. Port Connectivity Checks: "system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
236. Port Connectivity Checks: "system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
237. Port Connectivity Checks: "system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
238. Port Connectivity Checks: "system:qsys_system_0|altera_reset_controller:rst_controller_002"
239. Port Connectivity Checks: "system:qsys_system_0|altera_reset_controller:rst_controller_001"
240. Port Connectivity Checks: "system:qsys_system_0|altera_reset_controller:rst_controller"
241. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
242. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
243. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
244. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
245. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
246. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
247. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
248. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
249. Port Connectivity Checks: "system:qsys_system_0|system_id_router_002:id_router_002|system_id_router_002_default_decode:the_default_decode"
250. Port Connectivity Checks: "system:qsys_system_0|system_id_router_001:id_router_001|system_id_router_001_default_decode:the_default_decode"
251. Port Connectivity Checks: "system:qsys_system_0|system_id_router:id_router|system_id_router_default_decode:the_default_decode"
252. Port Connectivity Checks: "system:qsys_system_0|system_addr_router_002:addr_router_002|system_addr_router_002_default_decode:the_default_decode"
253. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
254. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
255. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
256. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo"
257. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
258. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
259. Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
260. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator"
261. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
262. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator"
263. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:sdram_0_s1_translator"
264. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
265. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator"
266. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator"
267. Port Connectivity Checks: "system:qsys_system_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
268. Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s"
269. Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst"
270. Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl"
271. Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0"
272. Port Connectivity Checks: "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
273. Port Connectivity Checks: "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0"
274. Port Connectivity Checks: "system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module"
275. Port Connectivity Checks: "system:qsys_system_0|system_cpu_0:cpu_0"
276. Port Connectivity Checks: "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1"
277. Port Connectivity Checks: "system:qsys_system_0"
278. SignalTap II Logic Analyzer Settings
279. Elapsed Time Per Partition
280. Connections to In-System Debugging Instance "instance_one"
281. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 20 20:53:28 2012    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; de0_vga_qsys                             ;
; Top-level Entity Name              ; de0_vga_qsys                             ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 8,328                                    ;
;     Total combinational functions  ; 5,200                                    ;
;     Dedicated logic registers      ; 6,139                                    ;
; Total registers                    ; 6139                                     ;
; Total pins                         ; 66                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 256,640                                  ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; de0_vga_qsys       ; de0_vga_qsys       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                     ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; ../ip/vga_controller/vga_signals.vhd                                                                 ; yes             ; User VHDL File                   ; /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd                                                   ;
; ../ip/vga_controller/vga_px_clk_pll.vhd                                                              ; yes             ; User Wizard-Generated File       ; /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd                                                ;
; ../ip/vga_controller/vga_controll_slave.vhd                                                          ; yes             ; User VHDL File                   ; /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd                                            ;
; ../ip/vga_controller/dma_read_master.vhd                                                             ; yes             ; User VHDL File                   ; /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd                                               ;
; system/synthesis/system.v                                                                            ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v                                              ;
; system/synthesis/submodules/system_irq_mapper.sv                                                     ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_irq_mapper.sv                       ;
; system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_clock_crosser.v           ;
; system/synthesis/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv        ;
; system/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv                ;
; system/synthesis/submodules/system_rsp_xbar_mux_001.sv                                               ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux_001.sv                 ;
; system/synthesis/submodules/system_rsp_xbar_mux.sv                                                   ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux.sv                     ;
; system/synthesis/submodules/system_rsp_xbar_demux_002.sv                                             ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_002.sv               ;
; system/synthesis/submodules/system_rsp_xbar_demux_001.sv                                             ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_001.sv               ;
; system/synthesis/submodules/system_rsp_xbar_demux.sv                                                 ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux.sv                   ;
; system/synthesis/submodules/system_cmd_xbar_mux_001.sv                                               ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux_001.sv                 ;
; system/synthesis/submodules/system_cmd_xbar_mux.sv                                                   ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux.sv                     ;
; system/synthesis/submodules/system_cmd_xbar_demux_002.sv                                             ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux_002.sv               ;
; system/synthesis/submodules/system_cmd_xbar_demux_001.sv                                             ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux_001.sv               ;
; system/synthesis/submodules/system_cmd_xbar_demux.sv                                                 ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux.sv                   ;
; system/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.v                  ;
; system/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_synchronizer.v                ;
; system/synthesis/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv             ;
; system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                         ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_traffic_limiter.sv           ;
; system/synthesis/submodules/system_id_router_002.sv                                                  ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv                    ;
; system/synthesis/submodules/system_id_router_001.sv                                                  ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_001.sv                    ;
; system/synthesis/submodules/system_id_router.sv                                                      ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router.sv                        ;
; system/synthesis/submodules/system_addr_router_002.sv                                                ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_002.sv                  ;
; system/synthesis/submodules/system_addr_router_001.sv                                                ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_001.sv                  ;
; system/synthesis/submodules/system_addr_router.sv                                                    ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router.sv                      ;
; system/synthesis/submodules/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_agent.sv              ;
; system/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; system/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; system/synthesis/submodules/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_translator.sv         ;
; system/synthesis/submodules/vga_controller.vhd                                                       ; yes             ; User VHDL File                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/vga_controller.vhd                         ;
; system/synthesis/submodules/system_jtag_uart_0.v                                                     ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v                       ;
; system/synthesis/submodules/system_sdram_0.v                                                         ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v                           ;
; system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v                                  ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v    ;
; system/synthesis/submodules/system_cpu_0.v                                                           ; yes             ; Encrypted User Verilog HDL File  ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v                             ;
; system/synthesis/submodules/system_cpu_0_test_bench.v                                                ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_test_bench.v                  ;
; system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v                                     ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v       ;
; system/synthesis/submodules/system_cpu_0_oci_test_bench.v                                            ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_oci_test_bench.v              ;
; system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v                                 ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v   ;
; system/synthesis/submodules/system_cpu_0_mult_cell.v                                                 ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0_mult_cell.v                   ;
; system/synthesis/submodules/system_sysclks.v                                                         ; yes             ; User Verilog HDL File            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v                           ;
; de0_vga_qsys.vhd                                                                                     ; yes             ; User VHDL File                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.vhd                                                       ;
; fifo.vhd                                                                                             ; yes             ; User Wizard-Generated File       ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd                                                               ;
; altsyncram.tdf                                                                                       ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;
; stratix_ram_block.inc                                                                                ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;
; lpm_mux.inc                                                                                          ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;
; lpm_decode.inc                                                                                       ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;
; aglobal111.inc                                                                                       ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                                             ;
; a_rdenreg.inc                                                                                        ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;
; altrom.inc                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;
; altram.inc                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altram.inc                                                                 ;
; altdpram.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;
; db/altsyncram_3id1.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_3id1.tdf                                                 ;
; db/altsyncram_q0h1.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_q0h1.tdf                                                 ;
; db/altsyncram_vmg1.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_vmg1.tdf                                                 ;
; db/altsyncram_0ng1.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_0ng1.tdf                                                 ;
; altmult_add.tdf                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altmult_add.tdf                                                            ;
; stratix_mac_mult.inc                                                                                 ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                       ;
; stratix_mac_out.inc                                                                                  ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                                        ;
; db/mult_add_dfr2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mult_add_dfr2.tdf                                                   ;
; db/ded_mult_br81.tdf                                                                                 ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/ded_mult_br81.tdf                                                   ;
; db/dffpipe_93c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_93c.tdf                                                     ;
; db/mult_add_ffr2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mult_add_ffr2.tdf                                                   ;
; db/altsyncram_p082.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_p082.tdf                                                 ;
; db/altsyncram_n802.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_n802.tdf                                                 ;
; altera_std_synchronizer.v                                                                            ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                  ;
; sld_virtual_jtag_basic.v                                                                             ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                   ;
; scfifo.tdf                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/scfifo.tdf                                                                 ;
; a_regfifo.inc                                                                                        ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_regfifo.inc                                                              ;
; a_dpfifo.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                               ;
; a_i2fifo.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                               ;
; a_fffifo.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_fffifo.inc                                                               ;
; a_f2fifo.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                               ;
; db/scfifo_aq21.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/scfifo_aq21.tdf                                                     ;
; db/a_dpfifo_h031.tdf                                                                                 ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_dpfifo_h031.tdf                                                   ;
; db/a_fefifo_7cf.tdf                                                                                  ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_fefifo_7cf.tdf                                                    ;
; db/cntr_4n7.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_4n7.tdf                                                        ;
; db/dpram_ek21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dpram_ek21.tdf                                                      ;
; db/altsyncram_i0m1.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_i0m1.tdf                                                 ;
; db/cntr_omb.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_omb.tdf                                                        ;
; alt_jtag_atlantic.v                                                                                  ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                        ;
; dcfifo.tdf                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                 ;
; lpm_counter.inc                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;
; lpm_add_sub.inc                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;
; a_graycounter.inc                                                                                    ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_graycounter.inc                                                          ;
; a_fefifo.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_fefifo.inc                                                               ;
; a_gray2bin.inc                                                                                       ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                             ;
; dffpipe.inc                                                                                          ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/dffpipe.inc                                                                ;
; alt_sync_fifo.inc                                                                                    ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                          ;
; lpm_compare.inc                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;
; altsyncram_fifo.inc                                                                                  ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                        ;
; db/dcfifo_cti1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dcfifo_cti1.tdf                                                     ;
; db/a_gray2bin_jfb.tdf                                                                                ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_gray2bin_jfb.tdf                                                  ;
; db/a_graycounter_i47.tdf                                                                             ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_i47.tdf                                               ;
; db/a_graycounter_eic.tdf                                                                             ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/a_graycounter_eic.tdf                                               ;
; db/altsyncram_li31.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_li31.tdf                                                 ;
; db/alt_synch_pipe_jkd.tdf                                                                            ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/alt_synch_pipe_jkd.tdf                                              ;
; db/dffpipe_id9.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_id9.tdf                                                     ;
; db/dffpipe_jd9.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_jd9.tdf                                                     ;
; db/alt_synch_pipe_kkd.tdf                                                                            ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/alt_synch_pipe_kkd.tdf                                              ;
; db/dffpipe_kd9.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/dffpipe_kd9.tdf                                                     ;
; db/cmpr_456.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_456.tdf                                                        ;
; altpll.tdf                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                                                                 ;
; stratix_pll.inc                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;
; stratixii_pll.inc                                                                                    ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;
; cycloneii_pll.inc                                                                                    ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;
; db/vga_px_clk_pll_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/vga_px_clk_pll_altpll.v                                             ;
; pzdyqx.vhd                                                                                           ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                 ;
; sld_signaltap.vhd                                                                                    ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                          ;
; sld_ela_control.vhd                                                                                  ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                        ;
; lpm_shiftreg.tdf                                                                                     ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                           ;
; lpm_constant.inc                                                                                     ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;
; dffeea.inc                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/dffeea.inc                                                                 ;
; sld_mbpmg.vhd                                                                                        ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                              ;
; sld_ela_trigger_flow_mgr.vhd                                                                         ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                               ;
; sld_buffer_manager.vhd                                                                               ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                     ;
; db/altsyncram_h224.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_h224.tdf                                                 ;
; altdpram.tdf                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altdpram.tdf                                                               ;
; memmodes.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/others/maxplus2/memmodes.inc                                                             ;
; a_hdffe.inc                                                                                          ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                ;
; alt_le_rden_reg.inc                                                                                  ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                        ;
; altsyncram.inc                                                                                       ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altsyncram.inc                                                             ;
; lpm_mux.tdf                                                                                          ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                ;
; muxlut.inc                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                                                                 ;
; bypassff.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                                                               ;
; altshift.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/altshift.inc                                                               ;
; db/mux_grc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/mux_grc.tdf                                                         ;
; lpm_decode.tdf                                                                                       ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                             ;
; declut.inc                                                                                           ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/declut.inc                                                                 ;
; db/decode_4uf.tdf                                                                                    ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/decode_4uf.tdf                                                      ;
; lpm_counter.tdf                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                            ;
; cmpconst.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/cmpconst.inc                                                               ;
; alt_counter_stratix.inc                                                                              ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                    ;
; db/cntr_mgi.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_mgi.tdf                                                        ;
; db/cmpr_lfc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_lfc.tdf                                                        ;
; db/cntr_v7j.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_v7j.tdf                                                        ;
; db/cntr_3fi.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_3fi.tdf                                                        ;
; db/cmpr_ifc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_ifc.tdf                                                        ;
; db/cntr_p1j.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_p1j.tdf                                                        ;
; db/cmpr_efc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cmpr_efc.tdf                                                        ;
; sld_rom_sr.vhd                                                                                       ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;
; sld_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction           ; /opt/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                ;
; lpm_add_sub.tdf                                                                                      ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                            ;
; addcore.inc                                                                                          ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/addcore.inc                                                                ;
; look_add.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/look_add.inc                                                               ;
; alt_stratix_add_sub.inc                                                                              ; yes             ; Megafunction                     ; /opt/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                    ;
; db/add_sub_hui.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/add_sub_hui.tdf                                                     ;
; ../ip/vga_controller/vga_logic.vhd                                                                   ; yes             ; User VHDL File                   ; ../ip/vga_controller/vga_logic.vhd                                                                                          ;
; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/dma_read_master.vhd ; yes             ; User VHDL File                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/dma_read_master.vhd                        ;
; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_r224.tdf                          ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/altsyncram_r224.tdf                                                 ;
; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_rgi.tdf                                 ; yes             ; Auto-Generated Megafunction      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/db/cntr_rgi.tdf                                                        ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,328                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 5200                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 2501                                                                                        ;
;     -- 3 input functions                    ; 1778                                                                                        ;
;     -- <=2 input functions                  ; 921                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 4543                                                                                        ;
;     -- arithmetic mode                      ; 657                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 6139                                                                                        ;
;     -- Dedicated logic registers            ; 6139                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 66                                                                                          ;
; Total memory bits                           ; 256640                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                           ;
; Total PLLs                                  ; 2                                                                                           ;
;     -- PLLs                                 ; 2                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3195                                                                                        ;
; Total fan-out                               ; 46539                                                                                       ;
; Average fan-out                             ; 3.90                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de0_vga_qsys                                                                                                  ; 5200 (2)          ; 6139 (0)     ; 256640      ; 4            ; 0       ; 2         ; 66   ; 0            ; |de0_vga_qsys                                                                                                                                                                                                                                                                                                                  ;              ;
;    |pzdyqx:nabboc|                                                                                             ; 116 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                    ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                           ; 116 (9)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                       ;              ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                       ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                         ;              ;
;             |JEQQ5299:YEAJ1936|                                                                                ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                       ;              ;
;          |JEQQ5299:ESUL0435|                                                                                   ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                     ;              ;
;          |JKWY9152:RUWH6717|                                                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                     ;              ;
;          |PUDL0439:VWQM3427|                                                                                   ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                          ; 190 (147)         ; 127 (98)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                 ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                ; 26 (26)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                         ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                       ;              ;
;    |sld_signaltap:instance_one|                                                                                ; 915 (1)           ; 2684 (0)     ; 205824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                  ; 914 (19)          ; 2684 (1238)  ; 205824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                 ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                      ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                  ;              ;
;             |lpm_decode:wdecoder|                                                                              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                              ;              ;
;                |decode_4uf:auto_generated|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                                    ;              ;
;             |lpm_mux:mux|                                                                                      ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                      ;              ;
;                |mux_grc:auto_generated|                                                                        ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                                               ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                     ; 0 (0)             ; 0 (0)        ; 205824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                 ;              ;
;             |altsyncram_h224:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 205824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated                                                                                                                                                                  ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                  ;              ;
;          |lpm_shiftreg:status_register|                                                                        ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                    ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                          ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                      ;              ;
;          |sld_ela_control:ela_control|                                                                         ; 472 (1)           ; 1021 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                     ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                          ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                             ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|           ; 402 (0)           ; 1005 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                    ; 0 (0)             ; 603 (603)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                   ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                ; 402 (0)           ; 402 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                               ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                         ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                    ; 69 (69)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                               ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                    ; 284 (11)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                        ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                      ;              ;
;                |cntr_mgi:auto_generated|                                                                       ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                                              ;              ;
;             |lpm_counter:read_pointer_counter|                                                                 ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                               ;              ;
;                |cntr_v7j:auto_generated|                                                                       ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                                       ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                       ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                     ;              ;
;                |cntr_3fi:auto_generated|                                                                       ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                                             ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                          ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                        ;              ;
;                |cntr_p1j:auto_generated|                                                                       ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                                ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                                 ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                               ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                  ; 201 (201)         ; 201 (201)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                               ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                             ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                               ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                           ;              ;
;    |system:qsys_system_0|                                                                                      ; 3977 (0)          ; 3256 (0)     ; 50816       ; 4            ; 0       ; 2         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0                                                                                                                                                                                                                                                                                             ;              ;
;       |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                            ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ;              ;
;       |altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 106 (106)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                       ;              ;
;       |altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 137 (137)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                         ;              ;
;       |altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|           ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                ;              ;
;       |altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ;              ;
;       |altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                     ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 3 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 4 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 5 (0)             ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 5 (5)             ; 126 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                   ; 23 (0)            ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 23 (23)           ; 92 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                   ; 4 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                   ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                   ; 4 (0)             ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 136 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                            ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                    ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                    ;              ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                              ; 196 (0)           ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                   ;              ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 196 (196)         ; 88 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                          ;              ;
;             |altera_merlin_burst_adapter_min:the_min|                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min                                                                                                                                  ;              ;
;       |altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent                                                                                                                                                                                                             ;              ;
;       |altera_merlin_master_translator:cpu_0_data_master_translator|                                           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                ;              ;
;       |altera_merlin_master_translator:vga_0_dma_translator|                                                   ; 44 (44)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator                                                                                                                                                                                                                                        ;              ;
;       |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                 ;              ;
;       |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|                         ; 57 (7)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                              ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 50 (50)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ;              ;
;       |altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ;              ;
;       |altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                          ;              ;
;       |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                      ; 11 (11)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:sysclks_pll_slave_translator|                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator                                                                                                                                                                                                                                 ;              ;
;       |altera_merlin_slave_translator:vga_0_controll_translator|                                               ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator                                                                                                                                                                                                                                    ;              ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                              ; 19 (19)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                   ;              ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 18 (18)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                       ;              ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 79 (79)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter_002|                                                          ; 37 (37)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter_003|                                                          ; 37 (37)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter_004|                                                          ; 51 (51)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter_005|                                                          ; 117 (117)         ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                   ;              ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                  ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ;              ;
;       |altera_reset_controller:rst_controller_002|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                  ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ;              ;
;       |altera_reset_controller:rst_controller|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ;              ;
;       |system_addr_router:addr_router|                                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_addr_router:addr_router                                                                                                                                                                                                                                                              ;              ;
;       |system_addr_router_001:addr_router_001|                                                                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_addr_router_001:addr_router_001                                                                                                                                                                                                                                                      ;              ;
;       |system_cmd_xbar_demux:cmd_xbar_demux|                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                        ;              ;
;       |system_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                ;              ;
;       |system_cmd_xbar_mux:cmd_xbar_mux|                                                                       ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ;              ;
;       |system_cmd_xbar_mux_001:cmd_xbar_mux_001|                                                               ; 99 (88)           ; 10 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                                    ;              ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 11 (6)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ;              ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                         ;              ;
;       |system_cpu_0:cpu_0|                                                                                     ; 1770 (1445)       ; 1225 (1042)  ; 45696       ; 4            ; 0       ; 2         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add8|                                                                                    ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8                                                                                                                                                                                                                                                         ;              ;
;             |add_sub_hui:auto_generated|                                                                       ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_hui:auto_generated                                                                                                                                                                                                                              ;              ;
;          |system_cpu_0_ic_data_module:system_cpu_0_ic_data|                                                    ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ;              ;
;                |altsyncram_3id1:auto_generated|                                                                ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated                                                                                                                                                                ;              ;
;          |system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|                                                      ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;                |altsyncram_q0h1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated                                                                                                                                                                  ;              ;
;          |system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell                                                                                                                                                                                                                        ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                     ;              ;
;                |mult_add_dfr2:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                        ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                     ;              ;
;                |mult_add_ffr2:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                        ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                ;              ;
;          |system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|                                                   ; 225 (28)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci                                                                                                                                                                                                                        ;              ;
;             |system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|                ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper                                                                                                                                      ;              ;
;                |sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy                                                                            ;              ;
;                |system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|               ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|                     ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;             |system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|                                  ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg                                                                                                                                                        ;              ;
;             |system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break|                                    ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break                                                                                                                                                          ;              ;
;             |system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|                                    ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug                                                                                                                                                          ;              ;
;             |system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|                                          ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem                                                                                                                                                                ;              ;
;                |system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_p082:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated          ;              ;
;          |system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ;              ;
;                |altsyncram_vmg1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated                                                                                                                                                ;              ;
;          |system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ;              ;
;                |altsyncram_0ng1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated                                                                                                                                                ;              ;
;          |system_cpu_0_test_bench:the_system_cpu_0_test_bench|                                                 ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_test_bench:the_system_cpu_0_test_bench                                                                                                                                                                                                                      ;              ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                         ; 139 (35)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                              ;              ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                              ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                       ;              ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                  ;              ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                     ;              ;
;                |scfifo_aq21:auto_generated|                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                          ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ;              ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                        ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                               ;              ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                     ;              ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                  ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                      ;              ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                  ;              ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                     ;              ;
;                |scfifo_aq21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                          ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ;              ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                        ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                               ;              ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                     ;              ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                  ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                      ;              ;
;       |system_rsp_xbar_demux:rsp_xbar_demux|                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                        ;              ;
;       |system_rsp_xbar_demux_001:rsp_xbar_demux_001|                                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux_001:rsp_xbar_demux_001                                                                                                                                                                                                                                                ;              ;
;       |system_rsp_xbar_mux:rsp_xbar_mux|                                                                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                            ;              ;
;       |system_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                               ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                    ;              ;
;       |system_sdram_0:sdram_0|                                                                                 ; 261 (211)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0                                                                                                                                                                                                                                                                      ;              ;
;          |system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|                             ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module                                                                                                                                                                                              ;              ;
;       |system_sysclks:sysclks|                                                                                 ; 10 (9)            ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks                                                                                                                                                                                                                                                                      ;              ;
;          |system_sysclks_altpll_3pa2:sd1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1                                                                                                                                                                                                                                       ;              ;
;          |system_sysclks_stdsync_sv6:stdsync2|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2                                                                                                                                                                                                                                  ;              ;
;             |system_sysclks_dffpipe_l2c:dffpipe3|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2|system_sysclks_dffpipe_l2c:dffpipe3                                                                                                                                                                                              ;              ;
;       |vga_controller:vga_0|                                                                                   ; 407 (1)           ; 294 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0                                                                                                                                                                                                                                                                        ;              ;
;          |dma_read_master:dma|                                                                                 ; 294 (234)         ; 192 (111)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma                                                                                                                                                                                                                                                    ;              ;
;             |fifo:fifo_inst|                                                                                   ; 60 (0)            ; 81 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst                                                                                                                                                                                                                                     ;              ;
;                |dcfifo:dcfifo_component|                                                                       ; 60 (0)            ; 81 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                             ;              ;
;                   |dcfifo_cti1:auto_generated|                                                                 ; 60 (11)           ; 81 (21)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated                                                                                                                                                                                  ;              ;
;                      |a_gray2bin_jfb:wrptr_g_gray2bin|                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                  ;              ;
;                      |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                  ;              ;
;                      |a_graycounter_eic:wrptr_g1p|                                                             ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                      ;              ;
;                      |a_graycounter_i47:rdptr_g1p|                                                             ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                      ;              ;
;                      |alt_synch_pipe_jkd:rs_dgwp|                                                              ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp                                                                                                                                                       ;              ;
;                         |dffpipe_id9:dffpipe14|                                                                ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe14                                                                                                                                 ;              ;
;                      |alt_synch_pipe_kkd:ws_dgrp|                                                              ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp                                                                                                                                                       ;              ;
;                         |dffpipe_kd9:dffpipe18|                                                                ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe18                                                                                                                                 ;              ;
;                      |altsyncram_li31:fifo_ram|                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|altsyncram_li31:fifo_ram                                                                                                                                                         ;              ;
;                      |cmpr_456:rdempty_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|cmpr_456:rdempty_eq_comp                                                                                                                                                         ;              ;
;                      |cmpr_456:wrfull_eq_comp|                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|cmpr_456:wrfull_eq_comp                                                                                                                                                          ;              ;
;                      |dffpipe_jd9:ws_brp|                                                                      ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_brp                                                                                                                                                               ;              ;
;                      |dffpipe_jd9:ws_bwp|                                                                      ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_bwp                                                                                                                                                               ;              ;
;          |vga_controll_slave:ctrl|                                                                             ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl                                                                                                                                                                                                                                                ;              ;
;          |vga_signals:vga_s|                                                                                   ; 109 (108)         ; 69 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s                                                                                                                                                                                                                                                      ;              ;
;             |vga_px_clk_pll:pll|                                                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll                                                                                                                                                                                                                                   ;              ;
;                |altpll:altpll_component|                                                                       ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component                                                                                                                                                                                                           ;              ;
;                   |vga_px_clk_pll_altpll:auto_generated|                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated                                                                                                                                                                      ;              ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 1024         ; 201          ; 1024         ; 201          ; 205824 ; None                                     ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                     ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; system_cpu_0_ic_tag_ram.mif              ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; system_cpu_0_ociram_default_contents.mif ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; system_cpu_0_rf_ram_a.mif                ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; system_cpu_0_rf_ram_b.mif                ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|altsyncram_li31:fifo_ram|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096   ; None                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                           ; IP Include File                                                                                                             ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Altera ; qsys                                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0                                                                                                        ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/system.v                                              ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo             ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_sc_fifo                    ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo                ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v                    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser                                                       ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;
; Altera ; altera_merlin_burst_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter                                                              ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_burst_adapter.sv             ;
; Altera ; altera_merlin_master_agent               ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_agent.sv              ;
; Altera ; altera_merlin_master_agent               ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent         ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_agent.sv              ;
; Altera ; altera_merlin_master_agent               ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent                        ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_agent.sv              ;
; Altera ; altera_merlin_master_translator          ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_translator.sv         ;
; Altera ; altera_merlin_master_translator          ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:cpu_0_instruction_master_translator                                    ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_translator.sv         ;
; Altera ; altera_merlin_master_translator          ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_master_translator.sv         ;
; Altera ; altera_merlin_slave_agent                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_merlin_slave_agent                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_merlin_slave_agent                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent                         ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_merlin_slave_agent                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent                  ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_merlin_slave_agent                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent                     ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv               ;
; Altera ; altera_merlin_slave_translator           ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                      ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_translator           ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_translator           ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:sdram_0_s1_translator                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_translator           ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator                                            ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_slave_translator           ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator                                               ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv          ;
; Altera ; altera_merlin_traffic_limiter            ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_traffic_limiter:limiter                                                                  ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_traffic_limiter.sv           ;
; Altera ; altera_merlin_traffic_limiter            ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001                                                              ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_traffic_limiter.sv           ;
; Altera ; altera_merlin_width_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter                                                              ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; Altera ; altera_merlin_width_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001                                                          ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; Altera ; altera_merlin_width_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002                                                          ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; Altera ; altera_merlin_width_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003                                                          ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; Altera ; altera_merlin_width_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004                                                          ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; Altera ; altera_merlin_width_adapter              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005                                                          ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_merlin_width_adapter.sv             ;
; Altera ; altera_reset_controller                  ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller                                                                 ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.v                  ;
; Altera ; altera_reset_controller                  ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_001                                                             ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.v                  ;
; Altera ; altera_reset_controller                  ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_002                                                             ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/altera_reset_controller.v                  ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_addr_router:addr_router                                                                         ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router.sv                      ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_addr_router_001:addr_router_001                                                                 ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_001.sv                  ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_addr_router_002:addr_router_002                                                                 ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_addr_router_002.sv                  ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux                                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux.sv                   ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux_001.sv               ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux_002:cmd_xbar_demux_002                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_demux_002.sv               ;
; Altera ; altera_merlin_multiplexer                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux                                                                       ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux.sv                     ;
; Altera ; altera_merlin_multiplexer                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001                                                               ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cmd_xbar_mux_001.sv                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0                                                                                     ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_cpu_0.v                             ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_id_router:id_router                                                                             ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router.sv                        ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_id_router_001:id_router_001                                                                     ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_001.sv                    ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_id_router_002:id_router_002                                                                     ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv                    ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_id_router_002:id_router_003                                                                     ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv                    ;
; Altera ; altera_merlin_router                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_id_router_002:id_router_004                                                                     ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_id_router_002.sv                    ;
; Altera ; altera_irq_mapper                        ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_irq_mapper:irq_mapper                                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_irq_mapper.sv                       ;
; Altera ; altera_avalon_jtag_uart                  ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0                                                                         ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_jtag_uart_0.v                       ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux                                                                   ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux.sv                   ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux_001:rsp_xbar_demux_001                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_001.sv               ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_002                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_002.sv               ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_003                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_002.sv               ;
; Altera ; altera_merlin_demultiplexer              ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_004                                                           ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_demux_002.sv               ;
; Altera ; altera_merlin_multiplexer                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux                                                                       ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux.sv                     ;
; Altera ; altera_merlin_multiplexer                ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                               ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_rsp_xbar_mux_001.sv                 ;
; Altera ; altera_avalon_new_sdram_controller       ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0                                                                                 ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sdram_0.v                           ;
; Altera ; altpll                                   ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks                                                                                 ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/system/synthesis/submodules/system_sysclks.v                           ;
; Altera ; FIFO                                     ; 11.1    ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst                                                ; /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/fifo.vhd                                                               ;
; Altera ; ALTPLL                                   ; N/A     ; N/A          ; N/A           ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll                                              ; /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd                                                ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state                                                       ;
+----------------------------------+----------------------------+----------------------------------+----------------------------------+-------------------------------+----------------------------+----------------+---------------+
; Name                             ; state.ST_RD_BEGIN_SUBBURST ; state.ST_UNCRD_CONTINUE_SUBBURST ; state.ST_UNCST_RD_BEGIN_SUBBURST ; state.ST_WR_CONTINUE_SUBBURST ; state.ST_WR_BEGIN_SUBBURST ; state.ST_RESET ; state.ST_IDLE ;
+----------------------------------+----------------------------+----------------------------------+----------------------------------+-------------------------------+----------------------------+----------------+---------------+
; state.ST_IDLE                    ; 0                          ; 0                                ; 0                                ; 0                             ; 0                          ; 0              ; 0             ;
; state.ST_RESET                   ; 0                          ; 0                                ; 0                                ; 0                             ; 0                          ; 1              ; 1             ;
; state.ST_WR_BEGIN_SUBBURST       ; 0                          ; 0                                ; 0                                ; 0                             ; 1                          ; 0              ; 1             ;
; state.ST_WR_CONTINUE_SUBBURST    ; 0                          ; 0                                ; 0                                ; 1                             ; 0                          ; 0              ; 1             ;
; state.ST_UNCST_RD_BEGIN_SUBBURST ; 0                          ; 0                                ; 1                                ; 0                             ; 0                          ; 0              ; 1             ;
; state.ST_UNCRD_CONTINUE_SUBBURST ; 0                          ; 1                                ; 0                                ; 0                             ; 0                          ; 0              ; 1             ;
; state.ST_RD_BEGIN_SUBBURST       ; 1                          ; 0                                ; 0                                ; 0                             ; 0                          ; 0              ; 1             ;
+----------------------------------+----------------------------+----------------------------------+----------------------------------+-------------------------------+----------------------------+----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state ;
+--------------------+--------------------+-------------------+-------------------+---------------------+
; Name               ; dma_state.complete ; dma_state.reading ; dma_state.nospace ; dma_state.idle      ;
+--------------------+--------------------+-------------------+-------------------+---------------------+
; dma_state.idle     ; 0                  ; 0                 ; 0                 ; 0                   ;
; dma_state.nospace  ; 0                  ; 0                 ; 1                 ; 1                   ;
; dma_state.reading  ; 0                  ; 1                 ; 0                 ; 1                   ;
; dma_state.complete ; 1                  ; 0                 ; 0                 ; 1                   ;
+--------------------+--------------------+-------------------+-------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_next             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_state                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|i_next ;
+------------+------------+------------+------------+------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                   ;
+------------+------------+------------+------------+------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                            ;
+------------+------------+------------+------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|i_state               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51,52,54,74,76]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51,52,54,74,76]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50,54,75,76]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50,54,75,76]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50..52,54,66..72,74..76]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50..52,54,66..72,74..76]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,73,74,76..81,93,94]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,73,74,76..81,93,94]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0..2]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_data_reg[76]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0,1]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1,2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|end_beginbursttransfer                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_addr[4,5]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_control_reg_rddata[1..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_xbrk:the_system_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_xbrk:the_system_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_xbrk:the_system_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|result[0,2..8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1,2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[0,1]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_bwp|dffe17a[6]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_brp|dffe17a[6]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                  ; Merged with system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                          ;
; system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                          ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|waitrequest_reset_override                                                                                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[2]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                                                                                   ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[26]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[27]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[27]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[28]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[28]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[30]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[30]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[31]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[31]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[2]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[2]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[0]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[0]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[5]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[5]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[7]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[7]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[9]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[9]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[10]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[10]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[11]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[11]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[3]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[3]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[12]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[12]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[14]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[14]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[15]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[15]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[16]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[16]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[18]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[18]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[19]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[19]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[21]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[21]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[23]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[23]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[25]                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[32..46]                                                                                                                                                                              ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[47]                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[6,7]                                                                                                                                                                               ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[47]                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[2]                                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[28]                                                                                                                                                                               ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25..27,29,30]                                                                                                                                                                     ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[31]                                                                                                                                                                               ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[10..14]                                                                                                                                                                                  ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[30]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[6..9]                                                                                                                                                                                    ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[3..5]                                                                                                                                                                                    ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[28]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[0..2]                                                                                                                                                                                    ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byteen_reg[2,3]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[29]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[25,26]                                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[27]                                                                                                                                                                                   ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                       ; Merged with system:qsys_system_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_addr[0..3,6..10]                                                                                                                                                                                                   ; Merged with system:qsys_system_0|system_sdram_0:sdram_0|i_addr[11]                                                                                                                                                                                                           ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den_is_normalized_sticky                                                                                                                                                                                           ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|M_div_accumulate_quotient_bits                                                                                                                                                                                           ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[16..30]                                                                                                                                                                              ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[31]                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[4]                                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[5]                                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[31]                                                                                                                                                                               ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[27]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                     ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                     ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[0..14]                                                                                                                                                                               ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[2]                                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[3]                                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[1]                                                                                                                                                                         ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[0]                                                                                                                                                                         ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[1]                                                                                                                                                                         ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[0]                                                                                                                                                                         ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[1]                                                                                                                                                                         ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[0]                                                                                                                                                                         ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[1]                                                                                                     ; Merged with system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[0]                                                                                                     ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[8,9,11..31]                                                                                         ; Merged with system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[10]                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                     ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                      ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                       ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                           ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                          ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                                                                              ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                              ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                 ; Merged with system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|burstcount[1..4]                                                                                                                                                                                   ; Merged with system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|burstcount[0]                                                                                                                                                                                      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_logic_op[1]                                                                                                                                                                                                            ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|E_compare_op[1]                                                                                                                                                                                                          ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_logic_op[0]                                                                                                                                                                                                            ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|E_compare_op[0]                                                                                                                                                                                                          ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_cmpr_read                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1,2]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_cmpr_read                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_cmpr_read                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[47]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|prev_request[0,1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18,43..49]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18,43..49]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,18,43..49]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,18,43..49]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_endofpacket                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[0..15]                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[0,2..8]                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[0..8]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_endofpacket                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[0..15]                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[0,2..8]                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[0..8]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_endofpacket                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[0..15]                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[0,2..8]                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[0..8]                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_use_reg                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_use_reg                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_use_reg                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15,31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_addr_reg[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[0..2]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byte_cnt_reg[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|burstcount[0]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burst_stalled                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~4                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~5                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~6                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~7                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~8                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~9                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~10                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~11                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~12                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~13                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~14                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~15                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~16                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~17                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~18                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~19                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~20                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~21                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~22                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~23                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~24                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~25                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~26                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~27                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~28                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~29                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~30                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~31                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~32                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~33                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~34                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~35                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~9                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~10                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~13                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~14                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~16                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_next~4                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_next~5                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_next~6                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state~14                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state~15                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state~16                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.001 ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_RESET                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_byte_cnt_reg[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d1_subburst_bytes_remaining[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                                   ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                    ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[1]                                                                                                                                                                               ; Merged with system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                                                ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42..49]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42..49]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[3]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[4]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[5]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[6]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[7]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[8]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[23]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[24..31]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                  ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|av_readdata_pre[25]                                                                                                                                                                ; Merged with system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|waitrequest_reset_override                                                                                                                                                         ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                       ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[7]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[6]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[6]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[5]                                                                                                                                                                 ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[5]                                                                                                                                                                 ; Merged with system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[4]                                                                                                                                                                 ;
; Total Number of Removed Registers = 1598                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_cmpr_read                                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[15],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[14],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[13],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[12],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[11],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[10],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[9],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[8],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[7],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[6],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[5],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[4],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[3],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[2],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_bwrap_field[0],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[30],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[29],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[28],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[27],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[26],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[25],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[24],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[23],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[22],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[21],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[20],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[19],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[18],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[17],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[16],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[15],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[14],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[13],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[12],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[11],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[10],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[9],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[8],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[7],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[6],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[5],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[4],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[3],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[1],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[0],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[8],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[7],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[6],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[5],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[4],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[3],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[1],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_byte_cnt_field[0],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[3],                              ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[4],                              ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[5],                              ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[6],                              ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[7],                              ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[8],                              ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_cmpr_read                                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[15],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[14],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[13],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[12],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[11],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[10],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[9],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[8],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[7],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[6],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[5],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[4],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[3],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[2],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[0],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[30],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[29],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[28],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[27],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[26],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[25],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[24],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[23],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[22],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[21],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[20],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[19],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[18],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[17],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[16],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[15],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[14],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[13],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[12],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[11],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[10],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[9],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[8],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[7],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[6],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[5],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[4],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[3],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[2],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[0],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[8],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[7],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[6],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[5],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[4],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[3],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[1],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[0],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_cmpr_read                                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                         ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_endofpacket,                                                                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[15],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[14],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[13],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[12],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[11],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[10],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[9],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[8],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[7],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[6],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[5],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[4],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[3],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[2],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[1],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_data_field[0],                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[7],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[6],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[5],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[4],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[3],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[2],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_bwrap_field[0],                                                                                                  ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[30],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[29],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[28],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[27],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[26],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[25],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[24],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[23],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[22],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[21],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[20],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[19],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[18],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[17],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[16],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[15],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[14],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[13],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[12],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[11],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[10],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[9],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[8],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[7],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[6],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[5],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[4],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[3],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[2],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_address_field[0],                                                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[8],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[7],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[6],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[5],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[4],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[3],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[2],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[1],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|p0_reg_byte_cnt_field[0],                                                                                               ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                               ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                           ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                          ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],                                                    ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                     ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                       ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55],                                                                       ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][76],                                                                       ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][76],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][76],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][76],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                       ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                      ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                       ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                      ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                       ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                      ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                      ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                    ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_data_reg[76],                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76],                                                                       ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]         ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                               ; Stuck at VCC                   ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|result[8], ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|result[7], ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|result[6], ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|result[5]  ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                    ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[2],                                                                                                                   ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                               ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                              ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[31]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                              ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                     ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81],                                                        ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81],                                                                ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                 ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                             ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_use_reg                                                                                                             ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[0]                                                                                                        ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                     ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[0]                                                                                                            ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                     ;
; system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[0]                                                                                          ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                     ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                    ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[1]                                                                                                                    ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                             ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[23]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                             ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24]                                                                                                         ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[14]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                     ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[24]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[25]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[26]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[27]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[28]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],                                                    ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0]                                                                                                                    ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[29]                                                                                                         ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[30]                                                                                                         ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[30]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[29]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[28]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[27]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[26]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[25]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[24]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[23]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[22]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[21]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[20]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[19]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[18]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[17]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[16]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[15]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                     ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                    ; Lost Fanouts                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],                                                     ;
;                                                                                                                                                                                           ;                                ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[31]                                                                                                         ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[13]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[12]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[11]                                                                                      ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                     ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[9]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[8]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[7]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[6]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[5]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[4]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[3]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|av_readdata_pre[2]                                                                                       ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                     ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[93]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[93]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                          ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[94]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                          ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_addr_reg[0]                                 ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                        ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                               ; Stuck at VCC                   ; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                     ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                          ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ;                                                                                                                                                                                            ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                           ; Stuck at GND                   ; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|prev_request[0]                                                                                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|result[0] ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                        ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                                                                           ; Stuck at GND                   ; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|prev_request[1]                                                                                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                    ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                     ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                   ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                    ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|p0_reg_address_field[31]                                                                                               ; Stuck at GND                   ; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]      ;
;                                                                                                                                                                                           ; due to stuck port clock_enable ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                         ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                         ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                          ; Stuck at GND                   ; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                           ;
;                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6139  ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 460   ;
; Number of registers using Asynchronous Clear ; 3736  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3033  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|s_hsync                                                                                                      ; 1       ;
; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|s_vsync                                                                                                      ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[3]                                                                                                                     ; 1       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[1]                                                                                                                     ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[2]                                                                                                                     ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[0]                                                                                                                     ; 2       ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_i47:rdptr_g1p|counter7a0   ; 7       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_addr[11]                                                                                                                   ; 10      ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; 749     ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_cmd[3]                                                                                                                     ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_cmd[1]                                                                                                                     ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_cmd[2]                                                                                                                     ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_cmd[0]                                                                                                                     ; 2       ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; 656     ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; 39      ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_i47:rdptr_g1p|parity8      ; 4       ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; 1       ;
; system:qsys_system_0|system_sdram_0:sdram_0|refresh_counter[12]                                                                                                          ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|refresh_counter[9]                                                                                                           ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|refresh_counter[8]                                                                                                           ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|refresh_counter[7]                                                                                                           ; 2       ;
; system:qsys_system_0|system_sdram_0:sdram_0|refresh_counter[3]                                                                                                           ; 2       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                       ; 6       ;
; system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|waitrequest_reset_override                                                                 ; 35      ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; 1       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_pipe_flush                                                                                                                     ; 11      ;
; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                   ; 10      ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_eic:wrptr_g1p|counter10a0  ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                      ; 11      ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|waitrequest_reset_override                                                              ; 2       ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                            ; 1       ;
; system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_byte_cnt_reg_zero          ; 1       ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; 1       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_dst_reg                                                                                                                     ; 67      ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                   ; 2       ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; 1       ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_eic:wrptr_g1p|parity11     ; 4       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                ; 3       ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                            ; 1       ;
; system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                         ; 2       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_clr_valid_bits                                                                                                            ; 1       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_pipe_flush_waddr[21]                                                                                                           ; 1       ;
; system:qsys_system_0|system_cpu_0:cpu_0|clr_break_line                                                                                                                   ; 5       ;
; system:qsys_system_0|system_sysclks:sysclks|pfdena_reg                                                                                                                   ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                     ; 2       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                       ; 1       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                      ; 2       ;
; sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                       ; 1       ;
; Total number of inverted registers = 59                                                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|address_register[17]                                                                                                                                                               ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_mem_byte_en[0]                                                                                                                                                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator|wait_latency_counter[0]                                                                                                                                                        ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                          ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|E_src2_prelim[22]                                                                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                               ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|E_src1_prelim[7]                                                                                                                                                                                                     ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[16]                                                                                                                                                                                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|D_iw[28]                                                                                                                                                                                                             ;                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[25]                                                                                                                                                                                                        ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                                                                                             ;                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[13]                                                                                                                                                                           ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|byte_cnt_reg[4]                                                                                                                                                                           ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                              ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                                            ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[13]                                                                                                                                                                           ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[3]                                                                                                                                                                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                               ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|av_ld_data_aligned_or_div[25]                                                                                                                                                                                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|av_ld_data_aligned_or_div[8]                                                                                                                                                                                         ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                    ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[6]                                                                                                                                                             ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entries[0]                                                                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                       ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|av_ld_data_aligned_or_div[1]                                                                                                                                                                                         ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonDReg[22]                                                                                                ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_wraddress[5]                                                                                                                                                                                                  ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|F_pc[21]                                                                                                                                                                                                             ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_div_rem[2]                                                                                                                                                                                                         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pxcnt[2]                                                                                                                                                                                       ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[62]                                                                                                                                                                               ;                            ;
; 4:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[45]                                                                                                                                                                               ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|sink0_addr_reg[7]                                                                                                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[27]                                                                                                                                                                                                        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonDReg[4]                                                                                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator|burstcount_register[8]                                                                                                                                                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[34] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[1]  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[28] ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_bank[1]                                                                                                                                                                                                        ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_mem_byte_en[2]                                                                                                                                                                                                     ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break|break_readreg[23]                                                                                    ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                       ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_addr[11]                                                                                                                                                                                                       ;                            ;
; 7:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_pipe_flush_waddr[0]                                                                                                                                                                                                ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_addr[5]                                                                                                                                                                                                        ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_addr[7]                                                                                                                                                                                                        ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                       ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                       ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[6]                                                                                                 ;                            ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[7]                                                                                              ;                            ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                                                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[1]                                                                                                                                                                               ;                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]                                                                                                                                                                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]                                                                                                                                                                                                       ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|E_logic_result[30]                                                                                                                                                                                                   ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[10]                                                                                                                                                                                             ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|D_dst_regnum[3]                                                                                                                                                                                                      ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                              ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[3]                                                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector47                                                                                                           ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |de0_vga_qsys|system:qsys_system_0|system_addr_router_001:addr_router_001|src_channel[4]                                                                                                                                                                                   ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |de0_vga_qsys|system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|Selector31                                                                                                                                                                                     ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|Selector34                                                                                                                                                                                                       ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|Selector28                                                                                                                                                                                                       ;                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_sysclks:sysclks ;
+----------------+-------+------+------------------------------------+
; Assignment     ; Value ; From ; To                                 ;
+----------------+-------+------+------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                         ;
+----------------+-------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2|system_sysclks_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_sdram_0:sdram_0 ;
+-----------------------------+-------+------+-----------------------+
; Assignment                  ; Value ; From ; To                    ;
+-----------------------------+-------+------+-----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0       ;
+-----------------------------+-------+------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity8                                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter10a0                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity11                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|altsyncram_li31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe14 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------+
; Assignment      ; Value ; From ; To                                              ;
+-----------------+-------+------+-------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                           ;
+-----------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                      ;
+-----------------+-------+------+---------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                   ;
+-----------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                      ;
+-----------------+-------+------+---------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                   ;
+-----------------+-------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------+
; Assignment      ; Value ; From ; To                                              ;
+-----------------+-------+------+-------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                           ;
+-----------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                      ;
+-----------------+-------+------+---------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                   ;
+-----------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                      ;
+-----------------+-------+------+---------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                   ;
+-----------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                      ;
+-----------------+-------+------+---------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                   ;
+-----------------+-------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                      ;
+-----------------+-------+------+---------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                   ;
+-----------------+-------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:instance_one|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h224:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_3id1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag ;
+----------------+-----------------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                 ;
+----------------+-----------------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; system_cpu_0_ic_tag_ram.mif ; String                                                                               ;
+----------------+-----------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                       ;
+------------------------------------+-----------------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                    ;
; WIDTH_A                            ; 21                          ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 7                           ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 128                         ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                    ;
; WIDTH_B                            ; 21                          ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 7                           ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 128                         ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                    ;
; INIT_FILE                          ; system_cpu_0_ic_tag_ram.mif ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III                 ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_q0h1             ; Untyped                                                                                    ;
+------------------------------------+-----------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a ;
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                                     ;
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; lpm_file       ; system_cpu_0_rf_ram_a.mif ; String                                                                                                   ;
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                           ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                  ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                        ;
; INIT_FILE                          ; system_cpu_0_rf_ram_a.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vmg1           ; Untyped                                                                                                        ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b ;
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                                                     ;
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; lpm_file       ; system_cpu_0_rf_ram_b.mif ; String                                                                                                   ;
+----------------+---------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                           ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                 ; Untyped                                                                                                        ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                                                                 ;
; WIDTHAD_A                          ; 5                         ; Signed Integer                                                                                                 ;
; NUMWORDS_A                         ; 32                        ; Signed Integer                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                        ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                                                                 ;
; WIDTHAD_B                          ; 5                         ; Signed Integer                                                                                                 ;
; NUMWORDS_B                         ; 32                        ; Signed Integer                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                    ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                  ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                        ;
; INIT_FILE                          ; system_cpu_0_rf_ram_b.mif ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III               ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0ng1           ; Untyped                                                                                                        ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                          ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                       ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                       ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                       ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                       ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                       ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                       ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                                       ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                       ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                       ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                       ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                       ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                       ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                       ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                       ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                       ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                       ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                       ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                       ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                       ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                                ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                                       ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                       ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                       ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                       ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                       ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                       ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                       ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                       ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                       ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                                       ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                                       ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                       ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                       ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                       ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                       ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                       ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                       ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                       ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                       ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                       ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                       ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                       ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                       ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                       ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                       ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                       ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                       ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                                ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                                ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                       ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                                ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                        ; mult_add_dfr2     ; Untyped                                                                                                       ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                       ;
; WIDTH_C                               ; 22                ; Untyped                                                                                                       ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                                       ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                                       ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                                       ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                                       ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                                       ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                                       ;
; COEF0_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_7                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_7                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_7                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_7                               ; 0                 ; Untyped                                                                                                       ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                                       ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                          ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                                ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                       ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                       ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                       ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                       ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                       ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                                       ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                       ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                       ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                                       ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                       ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                       ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                       ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                       ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                       ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                       ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                       ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                       ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                       ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                       ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                       ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                       ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                       ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                       ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                       ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                       ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                       ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                                ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                                       ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                       ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                       ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                       ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                       ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                       ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                       ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                       ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                       ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                       ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                       ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                       ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                                       ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                                       ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                       ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                       ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                       ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                       ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                       ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                       ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                       ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                       ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                       ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                       ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                       ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                       ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                       ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                       ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                       ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                       ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                       ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                                       ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                                ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                                ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                       ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                                ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                       ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                       ;
; CBXI_PARAMETER                        ; mult_add_ffr2     ; Untyped                                                                                                       ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                       ;
; WIDTH_C                               ; 22                ; Untyped                                                                                                       ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                                       ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                                       ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                                       ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                                       ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                                       ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                                       ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                                       ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                                       ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                                       ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                                       ;
; COEF0_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF0_7                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF1_7                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF2_7                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_0                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_1                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_2                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_3                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_4                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_5                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_6                               ; 0                 ; Untyped                                                                                                       ;
; COEF3_7                               ; 0                 ; Untyped                                                                                                       ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                                       ;
+---------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                                                                                                                                                                            ;
+----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; system_cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                          ;
+----------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                                                                                                                                                  ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ; Untyped                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                                       ; Signed Integer                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 8                                        ; Signed Integer                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 256                                      ; Signed Integer                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                                                                                                                               ;
; INIT_FILE                          ; system_cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_p082                          ; Untyped                                                                                                                                                                                                                               ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                  ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                  ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                          ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                       ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                             ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                            ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                     ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                             ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                             ;
; RESERVED                ; 0                                ; Signed Integer                                                                             ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                             ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                             ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                             ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; datawidth      ; 64    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; datawidth      ; 64    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTH               ; 64          ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_cti1 ; Untyped                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component ;
+-------------------------------+----------------------------------+----------------------------------------------------------------------------------+
; Parameter Name                ; Value                            ; Type                                                                             ;
+-------------------------------+----------------------------------+----------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                                                                          ;
; PLL_TYPE                      ; AUTO                             ; Untyped                                                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_px_clk_pll ; Untyped                                                                          ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                                                                          ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                                                                          ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                                                                          ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer                                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                                                                          ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                                                                          ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                                                                          ;
; LOCK_HIGH                     ; 1                                ; Untyped                                                                          ;
; LOCK_LOW                      ; 1                                ; Untyped                                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                                                                          ;
; SKIP_VCO                      ; OFF                              ; Untyped                                                                          ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                                                                          ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                                                                          ;
; BANDWIDTH                     ; 0                                ; Untyped                                                                          ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                                                                          ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                                                                          ;
; DOWN_SPREAD                   ; 0                                ; Untyped                                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                               ; Untyped                                                                          ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                                                                          ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                                                                          ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                                                                          ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                                                                          ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                                                                          ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                                                                          ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                                                                          ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                                                                          ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped                                                                          ;
; CLK0_MULTIPLY_BY              ; 1007                             ; Signed Integer                                                                   ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                                                                          ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                                                                          ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                                                                          ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                                                                          ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                                                                          ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                                                                          ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                                                                          ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                                                                          ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped                                                                          ;
; CLK0_DIVIDE_BY                ; 2000                             ; Signed Integer                                                                   ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                                                                          ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                                                                          ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                                                                          ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                                                                          ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                                                                          ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                                                                          ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                                                                          ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped                                                                          ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                                          ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                                                                          ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                                                                          ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                                                                          ;
; DPA_DIVIDER                   ; 0                                ; Untyped                                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                                                                          ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                                                                          ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                                                                          ;
; VCO_MIN                       ; 0                                ; Untyped                                                                          ;
; VCO_MAX                       ; 0                                ; Untyped                                                                          ;
; VCO_CENTER                    ; 0                                ; Untyped                                                                          ;
; PFD_MIN                       ; 0                                ; Untyped                                                                          ;
; PFD_MAX                       ; 0                                ; Untyped                                                                          ;
; M_INITIAL                     ; 0                                ; Untyped                                                                          ;
; M                             ; 0                                ; Untyped                                                                          ;
; N                             ; 1                                ; Untyped                                                                          ;
; M2                            ; 1                                ; Untyped                                                                          ;
; N2                            ; 1                                ; Untyped                                                                          ;
; SS                            ; 1                                ; Untyped                                                                          ;
; C0_HIGH                       ; 0                                ; Untyped                                                                          ;
; C1_HIGH                       ; 0                                ; Untyped                                                                          ;
; C2_HIGH                       ; 0                                ; Untyped                                                                          ;
; C3_HIGH                       ; 0                                ; Untyped                                                                          ;
; C4_HIGH                       ; 0                                ; Untyped                                                                          ;
; C5_HIGH                       ; 0                                ; Untyped                                                                          ;
; C6_HIGH                       ; 0                                ; Untyped                                                                          ;
; C7_HIGH                       ; 0                                ; Untyped                                                                          ;
; C8_HIGH                       ; 0                                ; Untyped                                                                          ;
; C9_HIGH                       ; 0                                ; Untyped                                                                          ;
; C0_LOW                        ; 0                                ; Untyped                                                                          ;
; C1_LOW                        ; 0                                ; Untyped                                                                          ;
; C2_LOW                        ; 0                                ; Untyped                                                                          ;
; C3_LOW                        ; 0                                ; Untyped                                                                          ;
; C4_LOW                        ; 0                                ; Untyped                                                                          ;
; C5_LOW                        ; 0                                ; Untyped                                                                          ;
; C6_LOW                        ; 0                                ; Untyped                                                                          ;
; C7_LOW                        ; 0                                ; Untyped                                                                          ;
; C8_LOW                        ; 0                                ; Untyped                                                                          ;
; C9_LOW                        ; 0                                ; Untyped                                                                          ;
; C0_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C1_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C2_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C3_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C4_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C5_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C6_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C7_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C8_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C9_INITIAL                    ; 0                                ; Untyped                                                                          ;
; C0_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C1_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C2_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C3_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C4_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C5_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C6_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C7_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C8_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C9_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; C0_PH                         ; 0                                ; Untyped                                                                          ;
; C1_PH                         ; 0                                ; Untyped                                                                          ;
; C2_PH                         ; 0                                ; Untyped                                                                          ;
; C3_PH                         ; 0                                ; Untyped                                                                          ;
; C4_PH                         ; 0                                ; Untyped                                                                          ;
; C5_PH                         ; 0                                ; Untyped                                                                          ;
; C6_PH                         ; 0                                ; Untyped                                                                          ;
; C7_PH                         ; 0                                ; Untyped                                                                          ;
; C8_PH                         ; 0                                ; Untyped                                                                          ;
; C9_PH                         ; 0                                ; Untyped                                                                          ;
; L0_HIGH                       ; 1                                ; Untyped                                                                          ;
; L1_HIGH                       ; 1                                ; Untyped                                                                          ;
; G0_HIGH                       ; 1                                ; Untyped                                                                          ;
; G1_HIGH                       ; 1                                ; Untyped                                                                          ;
; G2_HIGH                       ; 1                                ; Untyped                                                                          ;
; G3_HIGH                       ; 1                                ; Untyped                                                                          ;
; E0_HIGH                       ; 1                                ; Untyped                                                                          ;
; E1_HIGH                       ; 1                                ; Untyped                                                                          ;
; E2_HIGH                       ; 1                                ; Untyped                                                                          ;
; E3_HIGH                       ; 1                                ; Untyped                                                                          ;
; L0_LOW                        ; 1                                ; Untyped                                                                          ;
; L1_LOW                        ; 1                                ; Untyped                                                                          ;
; G0_LOW                        ; 1                                ; Untyped                                                                          ;
; G1_LOW                        ; 1                                ; Untyped                                                                          ;
; G2_LOW                        ; 1                                ; Untyped                                                                          ;
; G3_LOW                        ; 1                                ; Untyped                                                                          ;
; E0_LOW                        ; 1                                ; Untyped                                                                          ;
; E1_LOW                        ; 1                                ; Untyped                                                                          ;
; E2_LOW                        ; 1                                ; Untyped                                                                          ;
; E3_LOW                        ; 1                                ; Untyped                                                                          ;
; L0_INITIAL                    ; 1                                ; Untyped                                                                          ;
; L1_INITIAL                    ; 1                                ; Untyped                                                                          ;
; G0_INITIAL                    ; 1                                ; Untyped                                                                          ;
; G1_INITIAL                    ; 1                                ; Untyped                                                                          ;
; G2_INITIAL                    ; 1                                ; Untyped                                                                          ;
; G3_INITIAL                    ; 1                                ; Untyped                                                                          ;
; E0_INITIAL                    ; 1                                ; Untyped                                                                          ;
; E1_INITIAL                    ; 1                                ; Untyped                                                                          ;
; E2_INITIAL                    ; 1                                ; Untyped                                                                          ;
; E3_INITIAL                    ; 1                                ; Untyped                                                                          ;
; L0_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; L1_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; G0_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; G1_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; G2_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; G3_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; E0_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; E1_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; E2_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; E3_MODE                       ; BYPASS                           ; Untyped                                                                          ;
; L0_PH                         ; 0                                ; Untyped                                                                          ;
; L1_PH                         ; 0                                ; Untyped                                                                          ;
; G0_PH                         ; 0                                ; Untyped                                                                          ;
; G1_PH                         ; 0                                ; Untyped                                                                          ;
; G2_PH                         ; 0                                ; Untyped                                                                          ;
; G3_PH                         ; 0                                ; Untyped                                                                          ;
; E0_PH                         ; 0                                ; Untyped                                                                          ;
; E1_PH                         ; 0                                ; Untyped                                                                          ;
; E2_PH                         ; 0                                ; Untyped                                                                          ;
; E3_PH                         ; 0                                ; Untyped                                                                          ;
; M_PH                          ; 0                                ; Untyped                                                                          ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                                                                          ;
; CLK0_COUNTER                  ; G0                               ; Untyped                                                                          ;
; CLK1_COUNTER                  ; G0                               ; Untyped                                                                          ;
; CLK2_COUNTER                  ; G0                               ; Untyped                                                                          ;
; CLK3_COUNTER                  ; G0                               ; Untyped                                                                          ;
; CLK4_COUNTER                  ; G0                               ; Untyped                                                                          ;
; CLK5_COUNTER                  ; G0                               ; Untyped                                                                          ;
; CLK6_COUNTER                  ; E0                               ; Untyped                                                                          ;
; CLK7_COUNTER                  ; E1                               ; Untyped                                                                          ;
; CLK8_COUNTER                  ; E2                               ; Untyped                                                                          ;
; CLK9_COUNTER                  ; E3                               ; Untyped                                                                          ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                                                                          ;
; M_TIME_DELAY                  ; 0                                ; Untyped                                                                          ;
; N_TIME_DELAY                  ; 0                                ; Untyped                                                                          ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                                                                          ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                                                                          ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                                                                          ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                                                                          ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                                                                          ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                                                                          ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                                                                          ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                                                                          ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                                                                          ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                                                                          ;
; VCO_POST_SCALE                ; 0                                ; Untyped                                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                      ; Untyped                                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                                                                          ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                                                                          ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped                                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped                                                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                                                                          ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                                                                          ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                                                                          ;
; CBXI_PARAMETER                ; vga_px_clk_pll_altpll            ; Untyped                                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                                                                          ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                                                                          ;
; DEVICE_FAMILY                 ; Cyclone III                      ; Untyped                                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                                                                   ;
+-------------------------------+----------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                   ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W             ; 6     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                   ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W            ; 9     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:sdram_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 16    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:vga_0_controll_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 92    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 32    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 127   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 134   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 134   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 126   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 109   ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 130   ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 128   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 133   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 131   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 135   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 9     ; Signed Integer                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 511   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 511   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_addr_router:addr_router|system_addr_router_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                              ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_addr_router_001:addr_router_001|system_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                                          ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_addr_router_002:addr_router_002|system_addr_router_002_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                          ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router:id_router|system_id_router_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                        ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_001:id_router_001|system_id_router_001_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_002:id_router_002|system_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_002:id_router_003|system_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_id_router_002:id_router_004|system_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                                    ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                ;
+---------------------------+-------+---------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                      ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                      ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                      ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                      ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                      ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                      ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                      ;
+---------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                          ;
; PKT_DEST_ID_H             ; 133   ; Signed Integer                                                          ;
; PKT_DEST_ID_L             ; 131   ; Signed Integer                                                          ;
; ST_DATA_W                 ; 135   ; Signed Integer                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                          ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                          ;
; PKT_BYTE_CNT_L            ; 109   ; Signed Integer                                                          ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                          ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                          ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                          ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                          ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                          ;
; OUT_BYTE_CNT_H            ; 56    ; Signed Integer                                                          ;
; OUT_BURSTWRAP_H           ; 72    ; Signed Integer                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 1     ; Signed Integer                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller ;
+-------------------------+----------+---------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                ;
+-------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                              ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                      ;
+-------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                    ;
+-------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                  ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                          ;
+-------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                    ;
+-------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                  ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                          ;
+-------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                      ;
; IN_PKT_BYTE_CNT_L             ; 73    ; Signed Integer                                                      ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                      ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                      ;
; IN_PKT_BURSTWRAP_H            ; 90    ; Signed Integer                                                      ;
; IN_ST_DATA_W                  ; 99    ; Signed Integer                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                      ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                      ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_L             ; 73    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_H            ; 90    ; Signed Integer                                                          ;
; IN_ST_DATA_W                  ; 99    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                          ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                          ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_L             ; 109   ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_H            ; 126   ; Signed Integer                                                          ;
; IN_ST_DATA_W                  ; 135   ; Signed Integer                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                          ;
; OUT_ST_DATA_W                 ; 81    ; Signed Integer                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003 ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                          ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_L             ; 55    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_H             ; 63    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_L            ; 64    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                          ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                          ;
; OUT_ST_DATA_W                 ; 99    ; Signed Integer                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                       ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                       ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004 ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                          ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_L             ; 55    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_H             ; 63    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_L            ; 64    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                          ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                          ;
; OUT_ST_DATA_W                 ; 99    ; Signed Integer                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_004|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                       ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                       ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005 ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                          ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_L             ; 55    ; Signed Integer                                                          ;
; IN_PKT_BYTE_CNT_H             ; 63    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_L            ; 64    ; Signed Integer                                                          ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                          ;
; IN_ST_DATA_W                  ; 81    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                          ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 109   ; Signed Integer                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                          ;
; OUT_ST_DATA_W                 ; 135   ; Signed Integer                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                       ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                       ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 99    ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 135   ; Signed Integer                                                                           ;
; BITS_PER_SYMBOL     ; 135   ; Signed Integer                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 142   ; Signed Integer                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 10                               ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000010100010 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:instance_one                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 11777                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 25538                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 627                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                                                             ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                                                            ; Type            ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                                                      ; Untyped         ;
; n_nodes                  ; 4                                                                                                                                ; Untyped         ;
; n_sel_bits               ; 3                                                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                                                                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000000000000000100001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                                                ; Signed Integer  ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 33          ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_hui ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                        ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                            ;
; Entity Instance                       ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                          ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                            ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                  ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                  ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                                     ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                                     ;
;     -- WIDTH_A                        ; 16                                                                                                                           ;
;     -- WIDTH_B                        ; 16                                                                                                                           ;
;     -- WIDTH_RESULT                   ; 32                                                                                                                           ;
; Entity Instance                       ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                          ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                            ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                  ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                  ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                                     ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                                     ;
;     -- WIDTH_A                        ; 16                                                                                                                           ;
;     -- WIDTH_B                        ; 16                                                                                                                           ;
;     -- WIDTH_RESULT                   ; 16                                                                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                    ;
; Entity Instance            ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                           ;
;     -- LPM_WIDTH           ; 64                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                  ;
+-------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                      ;
; Entity Instance               ; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                      ;
+-------------------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------+--------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_reset_controller:rst_controller_002" ;
+------------+-------+----------+-------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                     ;
+------------+-------+----------+-------------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                ;
+------------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+-------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                     ;
+------------+-------+----------+-------------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                ;
+------------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_reset_controller:rst_controller" ;
+------------+-------+----------+---------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                 ;
+------------+-------+----------+---------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                            ;
+------------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[8..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
; d[8..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_id_router_002:id_router_002|system_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_id_router_001:id_router_001|system_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_id_router:id_router|system_id_router_default_decode:the_default_decode"   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_addr_router_002:addr_router_002|system_addr_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdata[31..30]   ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[28..25]   ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[19..18]   ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[16..14]   ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[12..9]    ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[3..2]     ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[29]       ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[24]       ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[23]       ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[22]       ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[21]       ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[20]       ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[17]       ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[13]       ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[8]        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[7]        ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[6]        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[5]        ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_readdata[4]        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[1]        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_readdata[0]        ; Input  ; Info     ; Stuck at VCC                                                  ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                        ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                        ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                  ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                        ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                        ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                        ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                           ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:sdram_0_s1_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                              ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                    ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                              ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                              ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                              ;
; av_write              ; Input  ; Info     ; Stuck at GND                                              ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                              ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                              ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                              ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                      ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                      ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                      ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                      ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                            ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                      ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                            ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                             ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                                             ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                             ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                             ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                             ;
; av_write              ; Input  ; Info     ; Stuck at GND                                                             ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                                             ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                             ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                             ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s"                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; px_clk_locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst"         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl"                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; control_reg[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|vga_controller:vga_0"                          ;
+----------------------+-------+----------+------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                              ;
+----------------------+-------+----------+------------------------------------------------------+
; avs_controll_address ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+----------------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0" ;
+---------------+--------+----------+---------------------------------------------+
; Port          ; Type   ; Severity ; Details                                     ;
+---------------+--------+----------+---------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                      ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                      ;
+---------------+--------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_cpu_0:cpu_0"         ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1"              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:qsys_system_0"                                                                                           ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sysclks_phasedone_conduit_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; instance_one  ; 201                 ; 201              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
; pzdyqx:nabboc  ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "instance_one"                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                       ; Details ;
+-----------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_B[0]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[0]~0                                                                                                                    ; N/A     ;
; VGA_B[0]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[0]~0                                                                                                                    ; N/A     ;
; VGA_B[1]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[1]~1                                                                                                                    ; N/A     ;
; VGA_B[1]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[1]~1                                                                                                                    ; N/A     ;
; VGA_B[2]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[2]~2                                                                                                                    ; N/A     ;
; VGA_B[2]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[2]~2                                                                                                                    ; N/A     ;
; VGA_B[3]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[3]~3                                                                                                                    ; N/A     ;
; VGA_B[3]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|B[3]~3                                                                                                                    ; N/A     ;
; VGA_G[0]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[0]~0                                                                                                                    ; N/A     ;
; VGA_G[0]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[0]~0                                                                                                                    ; N/A     ;
; VGA_G[1]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[1]~1                                                                                                                    ; N/A     ;
; VGA_G[1]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[1]~1                                                                                                                    ; N/A     ;
; VGA_G[2]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[2]~2                                                                                                                    ; N/A     ;
; VGA_G[2]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[2]~2                                                                                                                    ; N/A     ;
; VGA_G[3]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[3]~3                                                                                                                    ; N/A     ;
; VGA_G[3]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|G[3]~3                                                                                                                    ; N/A     ;
; VGA_R[0]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[0]~0                                                                                                                    ; N/A     ;
; VGA_R[0]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[0]~0                                                                                                                    ; N/A     ;
; VGA_R[1]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[1]~1                                                                                                                    ; N/A     ;
; VGA_R[1]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[1]~1                                                                                                                    ; N/A     ;
; VGA_R[2]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[2]~2                                                                                                                    ; N/A     ;
; VGA_R[2]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[2]~2                                                                                                                    ; N/A     ;
; VGA_R[3]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[3]~3                                                                                                                    ; N/A     ;
; VGA_R[3]                                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|R[3]~3                                                                                                                    ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[0]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[0]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[10]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[10]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[11]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[11]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[12]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[12]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[13]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[13]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[15]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[15]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[16]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[16]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[16]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[16]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[17]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[17]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[17]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[17]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[18]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[18]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[18]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[18]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[19]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[19]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[19]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[19]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[1]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[1]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[20]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[20]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[20]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[20]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[21]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[21]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[21]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[21]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[22]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[22]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[22]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[22]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[23]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[23]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[23]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[23]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[24]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[24]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[24]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[24]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[25]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[25]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[25]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[25]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[26]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[26]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[26]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[26]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[27]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[27]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[27]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[27]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[28]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[28]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[28]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[28]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[29]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[29]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[29]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[29]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[2]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[2]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[30]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[30]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[30]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[30]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[31]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[31]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[31]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[31]~head_lut                                                                                                      ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[3]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[3]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[4]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[4]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[5]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[5]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[6]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[6]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[7]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[7]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[8]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[8]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[9]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_address[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[9]~head_lut                                                                                                       ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[0]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[1]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[2]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[3]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[4]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|burstcount[5]                                                                                                             ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_burstcount[5]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|burstcount[5]                                                                                                             ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_read                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.reading                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_read                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.reading                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[16]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[16]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[17]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[17]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[18]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[18]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[19]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[19]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[20]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[20]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[21]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[21]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[22]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[22]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[23]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[23]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[24]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[24]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[25]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[25]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[26]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[26]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[27]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[27]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[28]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[28]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[29]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[29]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[30]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[30]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[31]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[31]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[32]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[32]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[33]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[33]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[34]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[34]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[35]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[35]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[36]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[36]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[37]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[37]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[38]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[38]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[39]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[39]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[40]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[40]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[41]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[41]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[42]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[42]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[43]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[43]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[44]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[44]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[45]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[45]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[46]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[46]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[47]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[47]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[48]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[48]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[49]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[49]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[50]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[50]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[51]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[51]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[52]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[52]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[53]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[53]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[54]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[54]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[55]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[55]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[56]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[56]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[57]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[57]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[58]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[58]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[59]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[59]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[60]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[60]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[61]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[61]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[62]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[62]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[63]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[63]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_readdata[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                   ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_waitrequest                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001|cmd_sink_ready~1                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|avm_dma_waitrequest                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001|cmd_sink_ready~1                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[0]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[0]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[10]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[10]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[11]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[11]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[12]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[12]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[13]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[13]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[14]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[14]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[15]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[15]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[16]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[16]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[16]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[16]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[17]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[17]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[17]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[17]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[18]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[18]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[18]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[18]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[19]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[19]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[19]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[19]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[1]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[1]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[20]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[20]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[20]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[20]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[21]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[21]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[21]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[21]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[22]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[22]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[22]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[22]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[23]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[23]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[23]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[23]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[24]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[24]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[24]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[24]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[25]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[25]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[25]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[25]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[26]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[26]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[26]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[26]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[27]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[27]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[27]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[27]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[28]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[28]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[28]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[28]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[29]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[29]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[29]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[29]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[2]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[2]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[30]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[30]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[30]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[30]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[31]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[31]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[31]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[31]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[32]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[32]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[32]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[32]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[33]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[33]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[33]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[33]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[34]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[34]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[34]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[34]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[35]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[35]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[35]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[35]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[36]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[36]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[36]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[36]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[37]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[37]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[37]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[37]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[38]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[38]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[38]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[38]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[39]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[39]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[39]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[39]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[3]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[3]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[40]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[40]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[40]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[40]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[41]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[41]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[41]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[41]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[42]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[42]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[42]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[42]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[43]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[43]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[43]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[43]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[44]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[44]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[44]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[44]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[45]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[45]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[45]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[45]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[46]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[46]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[46]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[46]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[47]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[47]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[47]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[47]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[48]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[48]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[48]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[48]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[49]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[49]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[49]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[49]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[4]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[4]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[50]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[50]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[50]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[50]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[51]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[51]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[51]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[51]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[52]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[52]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[52]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[52]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[53]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[53]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[53]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[53]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[54]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[54]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[54]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[54]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[55]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[55]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[55]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[55]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[56]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[56]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[56]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[56]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[57]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[57]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[57]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[57]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[58]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[58]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[58]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[58]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[59]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[59]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[59]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[59]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[5]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[5]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[60]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[60]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[60]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[60]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[61]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[61]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[61]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[61]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[62]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[62]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[62]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[62]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[63]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[63]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[63]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[63]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[6]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[6]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[7]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[7]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[8]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[8]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[9]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|curr_segment[9]                                                                                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_readdatavalid         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                            ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_readdatavalid         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                            ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.complete        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.complete                                                                                                        ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.complete        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.complete                                                                                                        ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.idle            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.idle~_wirecell                                                                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.idle            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.idle~_wirecell                                                                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.nospace         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.nospace                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.nospace         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.nospace                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.reading         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.reading                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.reading         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|dma_state.reading                                                                                                         ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|rdempty    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|cmpr_456:rdempty_eq_comp|aneb_result_wire[0]~3_wirecell ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|rdempty    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|cmpr_456:rdempty_eq_comp|aneb_result_wire[0]~3_wirecell ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|rdreq      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|valid_rdreq~0                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|rdreq      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|valid_rdreq~0                                           ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~0                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~0                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~2                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~2                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~4                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~4                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~6                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~6                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~8                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|wrusedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|op_1~8                                                  ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[0]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[0]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[1]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[1]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[2]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[2]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[3]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[3]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[4]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[4]                                                                                                          ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|reset                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|comb~0                                                                                                                                        ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|reset                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|comb~0                                                                                                                                        ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_px_clk                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated|wire_pll1_clk[0]                            ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_px_clk                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated|wire_pll1_clk[0]                            ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_screen_act            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|screen_active~_wirecell                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_screen_act            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|screen_active~_wirecell                                                                                                     ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_state                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_state                                                                                                                 ; N/A     ;
; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_state                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|vga_state                                                                                                                 ; N/A     ;
; CLOCK_50                                                                                ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                ; N/A     ;
+-----------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Feb 20 20:52:12 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0_vga_qsys -c de0_vga_qsys
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-default
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_signals.vhd
    Info (12022): Found design unit 1: vga_signals-default
    Info (12023): Found entity 1: vga_signals
Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_px_clk_pll.vhd
    Info (12022): Found design unit 1: vga_px_clk_pll-SYN
    Info (12023): Found entity 1: vga_px_clk_pll
Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/vga_controll_slave.vhd
    Info (12022): Found design unit 1: vga_controll_slave-default
    Info (12023): Found entity 1: vga_controll_slave
Info (12021): Found 2 design units, including 1 entities, in source file /home/darius/Projects/altera/de0_vga/hw/ip/vga_controller/dma_read_master.vhd
    Info (12022): Found design unit 1: dma_read_master-default
    Info (12023): Found entity 1: dma_read_master
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: system_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv
    Info (12023): Found entity 1: system_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: system_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: system_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv
    Info (12023): Found entity 1: system_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: system_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv
    Info (12023): Found entity 1: system_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: system_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: system_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv
    Info (12023): Found entity 1: system_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_002.sv
    Info (12023): Found entity 1: system_id_router_002_default_decode
    Info (12023): Found entity 2: system_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_001.sv
    Info (12023): Found entity 1: system_id_router_001_default_decode
    Info (12023): Found entity 2: system_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv
    Info (12023): Found entity 1: system_id_router_default_decode
    Info (12023): Found entity 2: system_id_router
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_002.sv
    Info (12023): Found entity 1: system_addr_router_002_default_decode
    Info (12023): Found entity 2: system_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv
    Info (12023): Found entity 1: system_addr_router_001_default_decode
    Info (12023): Found entity 2: system_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv
    Info (12023): Found entity 1: system_addr_router_default_decode
    Info (12023): Found entity 2: system_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-default
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_log_module
    Info (12023): Found entity 2: system_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: system_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: system_jtag_uart_0_drom_module
    Info (12023): Found entity 5: system_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: system_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: system_jtag_uart_0
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_sdram_0.v
    Info (12023): Found entity 1: system_sdram_0_input_efifo_module
    Info (12023): Found entity 2: system_sdram_0
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: system_cpu_0_jtag_debug_module_sysclk
Info (12021): Found 24 design units, including 24 entities, in source file system/synthesis/submodules/system_cpu_0.v
    Info (12023): Found entity 1: system_cpu_0_ic_data_module
    Info (12023): Found entity 2: system_cpu_0_ic_tag_module
    Info (12023): Found entity 3: system_cpu_0_register_bank_a_module
    Info (12023): Found entity 4: system_cpu_0_register_bank_b_module
    Info (12023): Found entity 5: system_cpu_0_nios2_oci_debug
    Info (12023): Found entity 6: system_cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 7: system_cpu_0_nios2_ocimem
    Info (12023): Found entity 8: system_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 9: system_cpu_0_nios2_oci_break
    Info (12023): Found entity 10: system_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 11: system_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 12: system_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 13: system_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 14: system_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 15: system_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: system_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: system_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: system_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 19: system_cpu_0_nios2_oci_pib
    Info (12023): Found entity 20: system_cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 21: system_cpu_0_nios2_oci_im
    Info (12023): Found entity 22: system_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 23: system_cpu_0_nios2_oci
    Info (12023): Found entity 24: system_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_test_bench.v
    Info (12023): Found entity 1: system_cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: system_cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: system_cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: system_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_0_mult_cell.v
    Info (12023): Found entity 1: system_cpu_0_mult_cell
Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/system_sysclks.v
    Info (12023): Found entity 1: system_sysclks_dffpipe_l2c
    Info (12023): Found entity 2: system_sysclks_stdsync_sv6
    Info (12023): Found entity 3: system_sysclks_altpll_3pa2
    Info (12023): Found entity 4: system_sysclks
Info (12021): Found 2 design units, including 1 entities, in source file de0_vga_qsys.vhd
    Info (12022): Found design unit 1: de0_vga_qsys-default
    Info (12023): Found entity 1: de0_vga_qsys
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: fifo
Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(1690): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(1692): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(1848): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_cpu_0.v(2767): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at system_sdram_0.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "de0_vga_qsys" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:qsys_system_0"
Info (12128): Elaborating entity "system_sysclks" for hierarchy "system:qsys_system_0|system_sysclks:sysclks"
Info (12128): Elaborating entity "system_sysclks_stdsync_sv6" for hierarchy "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "system_sysclks_dffpipe_l2c" for hierarchy "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2|system_sysclks_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "system_sysclks_altpll_3pa2" for hierarchy "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1"
Info (12128): Elaborating entity "system_cpu_0" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0"
Info (12128): Elaborating entity "system_cpu_0_test_bench" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_test_bench:the_system_cpu_0_test_bench"
Info (12128): Elaborating entity "system_cpu_0_ic_data_module" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf
    Info (12023): Found entity 1: altsyncram_3id1
Info (12128): Elaborating entity "altsyncram_3id1" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_ic_tag_module" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0h1.tdf
    Info (12023): Found entity 1: altsyncram_q0h1
Info (12128): Elaborating entity "altsyncram_q0h1" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_register_bank_a_module" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmg1.tdf
    Info (12023): Found entity 1: altsyncram_vmg1
Info (12128): Elaborating entity "altsyncram_vmg1" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_register_bank_b_module" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ng1.tdf
    Info (12023): Found entity 1: altsyncram_0ng1
Info (12128): Elaborating entity "altsyncram_0ng1" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_mult_cell" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info (12023): Found entity 1: mult_add_dfr2
Info (12128): Elaborating entity "mult_add_dfr2" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info (12023): Found entity 1: ded_mult_br81
Info (12128): Elaborating entity "ded_mult_br81" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info (12023): Found entity 1: mult_add_ffr2
Info (12128): Elaborating entity "mult_add_ffr2" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_debug" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "system_cpu_0_nios2_ocimem" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "system_cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p082.tdf
    Info (12023): Found entity 1: altsyncram_p082
Info (12128): Elaborating entity "altsyncram_p082" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_nios2_avalon_reg" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_break" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_xbrk" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_xbrk:the_system_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_dbrk" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dbrk:the_system_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_itrace" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_dtrace" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dtrace:the_system_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_td_mode" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_dtrace:the_system_cpu_0_nios2_oci_dtrace|system_cpu_0_nios2_oci_td_mode:system_cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_fifo" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_compute_tm_count" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo|system_cpu_0_nios2_oci_compute_tm_count:system_cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_fifowp_inc" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo|system_cpu_0_nios2_oci_fifowp_inc:system_cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_fifocount_inc" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo|system_cpu_0_nios2_oci_fifocount_inc:system_cpu_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "system_cpu_0_oci_test_bench" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_fifo:the_system_cpu_0_nios2_oci_fifo|system_cpu_0_oci_test_bench:the_system_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_pib" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_pib:the_system_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "system_cpu_0_nios2_oci_im" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "system_cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Info (12128): Elaborating entity "system_cpu_0_jtag_debug_module_wrapper" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "system_cpu_0_jtag_debug_module_tck" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "system_cpu_0_jtag_debug_module_sysclk" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "system_sdram_0" for hierarchy "system:qsys_system_0|system_sdram_0:sdram_0"
Info (12128): Elaborating entity "system_sdram_0_input_efifo_module" for hierarchy "system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module"
Info (12128): Elaborating entity "system_jtag_uart_0" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_w" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_r" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "vga_controller" for hierarchy "system:qsys_system_0|vga_controller:vga_0"
Info (12128): Elaborating entity "vga_controll_slave" for hierarchy "system:qsys_system_0|vga_controller:vga_0|vga_controll_slave:ctrl"
Info (12128): Elaborating entity "dma_read_master" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma"
Info (12128): Elaborating entity "fifo" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cti1.tdf
    Info (12023): Found entity 1: dcfifo_cti1
Info (12128): Elaborating entity "dcfifo_cti1" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info (12023): Found entity 1: a_gray2bin_jfb
Info (12128): Elaborating entity "a_gray2bin_jfb" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info (12023): Found entity 1: a_graycounter_i47
Info (12128): Elaborating entity "a_graycounter_i47" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info (12023): Found entity 1: a_graycounter_eic
Info (12128): Elaborating entity "a_graycounter_eic" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li31.tdf
    Info (12023): Found entity 1: altsyncram_li31
Info (12128): Elaborating entity "altsyncram_li31" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|altsyncram_li31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_kd9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_456.tdf
    Info (12023): Found entity 1: cmpr_456
Info (12128): Elaborating entity "cmpr_456" for hierarchy "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|cmpr_456:rdempty_eq_comp"
Info (12128): Elaborating entity "vga_signals" for hierarchy "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s"
Info (12128): Elaborating entity "vga_px_clk_pll" for hierarchy "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_px_clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_px_clk_pll_altpll.v
    Info (12023): Found entity 1: vga_px_clk_pll_altpll
Info (12128): Elaborating entity "vga_px_clk_pll_altpll" for hierarchy "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:qsys_system_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:qsys_system_0|altera_merlin_master_translator:vga_0_dma_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:qsys_system_0|altera_merlin_slave_translator:sdram_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:qsys_system_0|altera_merlin_slave_translator:vga_0_controll_translator"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:qsys_system_0|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:qsys_system_0|altera_merlin_master_agent:vga_0_dma_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:qsys_system_0|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "system_addr_router" for hierarchy "system:qsys_system_0|system_addr_router:addr_router"
Info (12128): Elaborating entity "system_addr_router_default_decode" for hierarchy "system:qsys_system_0|system_addr_router:addr_router|system_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "system_addr_router_001" for hierarchy "system:qsys_system_0|system_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "system_addr_router_001_default_decode" for hierarchy "system:qsys_system_0|system_addr_router_001:addr_router_001|system_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "system_addr_router_002" for hierarchy "system:qsys_system_0|system_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "system_addr_router_002_default_decode" for hierarchy "system:qsys_system_0|system_addr_router_002:addr_router_002|system_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "system_id_router" for hierarchy "system:qsys_system_0|system_id_router:id_router"
Info (12128): Elaborating entity "system_id_router_default_decode" for hierarchy "system:qsys_system_0|system_id_router:id_router|system_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "system_id_router_001" for hierarchy "system:qsys_system_0|system_id_router_001:id_router_001"
Info (12128): Elaborating entity "system_id_router_001_default_decode" for hierarchy "system:qsys_system_0|system_id_router_001:id_router_001|system_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "system_id_router_002" for hierarchy "system:qsys_system_0|system_id_router_002:id_router_002"
Info (12128): Elaborating entity "system_id_router_002_default_decode" for hierarchy "system:qsys_system_0|system_id_router_002:id_router_002|system_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:qsys_system_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:qsys_system_0|altera_merlin_traffic_limiter:limiter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:qsys_system_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "system_cmd_xbar_demux" for hierarchy "system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "system_cmd_xbar_demux_001" for hierarchy "system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "system_cmd_xbar_demux_002" for hierarchy "system:qsys_system_0|system_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "system_cmd_xbar_mux" for hierarchy "system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "system_cmd_xbar_mux_001" for hierarchy "system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "system_rsp_xbar_demux" for hierarchy "system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "system_rsp_xbar_demux_001" for hierarchy "system:qsys_system_0|system_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "system_rsp_xbar_demux_002" for hierarchy "system:qsys_system_0|system_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "system_rsp_xbar_mux" for hierarchy "system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "system_rsp_xbar_mux_001" for hierarchy "system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:qsys_system_0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_003"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_005"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:qsys_system_0|system_irq_mapper:irq_mapper"
Warning (12020): Port "address_b" on the entity instantiation of "system_cpu_0_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_system_cpu_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h224.tdf
    Info (12023): Found entity 1: altsyncram_h224
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info (12023): Found entity 1: cmpr_lfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "instance_one"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|system_cpu_0_traceram_lpm_dram_bdp_component_module:system_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "system:qsys_system_0|system_cpu_0:cpu_0|Add8"
Info (12130): Elaborated megafunction instantiation "system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf
    Info (12023): Found entity 1: add_sub_hui
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[0]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[0]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[0]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[10]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[10]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[10]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[11]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[11]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[11]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[12]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[12]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[12]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[13]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[13]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[13]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[14]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[15]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[15]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[15]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[16]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[16]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[16]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[17]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[17]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[17]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[18]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[18]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[18]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[19]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[19]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[19]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[1]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[1]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[1]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[20]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[20]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[20]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[21]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[21]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[21]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[22]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[22]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[22]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[23]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[23]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[23]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[24]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[24]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[24]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[25]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[25]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[25]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[26]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[26]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[26]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[27]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[27]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[27]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[28]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[28]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[28]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[29]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[29]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[29]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[2]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[2]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[2]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[30]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[30]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[30]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[31]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[31]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[31]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[3]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[3]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[3]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[4]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[4]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[4]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[5]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[5]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[5]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[6]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[6]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[6]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[7]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[7]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[7]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[8]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[8]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[8]~latch"
    Warning (13310): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[9]" is converted into an equivalent circuit using register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[9]~_emulated" and latch "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|address[9]~latch"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[0] will power up to Low
    Critical Warning (18010): Register system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[1] will power up to Low
    Critical Warning (18010): Register system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[2] will power up to Low
    Critical Warning (18010): Register system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[3] will power up to Low
    Critical Warning (18010): Register system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|pending_reads[4] will power up to Low
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 478 registers lost all their fanouts during netlist optimizations. The first 478 are displayed below.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_itrace:the_system_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:vga_0_controll_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_im:the_system_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_bwp|dffe17a[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|vga_controller:vga_0|dma_read_master:dma|fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_cti1:auto_generated|dffpipe_jd9:ws_brp|dffe17a[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|share_count[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~10" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~11" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~12" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~13" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~17" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~19" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~21" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~22" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~23" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~24" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~25" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~26" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~27" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~28" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~29" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~30" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~31" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~32" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~33" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~34" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state~35" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|m_next~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|m_next~10" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|m_next~13" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|m_next~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|m_next~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|i_next~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|i_next~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|i_next~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|i_state~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|i_state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_sdram_0:sdram_0|i_state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_burstwrap[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_merlin_width_adapter:width_adapter_002|address_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]" lost all its fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (35024): Succesfully connected in-system debug instance "instance_one" to all 403 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|pll7"
    Info (16011): Adding node "system:qsys_system_0|vga_controller:vga_0|vga_signals:vga_s|vga_px_clk_pll:pll|altpll:altpll_component|vga_px_clk_pll_altpll:auto_generated|pll1"
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
Info (21057): Implemented 9327 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 8820 logic cells
    Info (21064): Implemented 430 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Mon Feb 20 20:53:30 2012
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:16


