<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx25.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx25.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2009 by Sascha Hauer, Pengutronix</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/mx25.h&gt;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cp">#define CRM_BASE	MX25_IO_ADDRESS(MX25_CRM_BASE_ADDR)</span>

<span class="cp">#define CCM_MPCTL	0x00</span>
<span class="cp">#define CCM_UPCTL	0x04</span>
<span class="cp">#define CCM_CCTL	0x08</span>
<span class="cp">#define CCM_CGCR0	0x0C</span>
<span class="cp">#define CCM_CGCR1	0x10</span>
<span class="cp">#define CCM_CGCR2	0x14</span>
<span class="cp">#define CCM_PCDR0	0x18</span>
<span class="cp">#define CCM_PCDR1	0x1C</span>
<span class="cp">#define CCM_PCDR2	0x20</span>
<span class="cp">#define CCM_PCDR3	0x24</span>
<span class="cp">#define CCM_RCSR	0x28</span>
<span class="cp">#define CCM_CRDR	0x2C</span>
<span class="cp">#define CCM_DCVR0	0x30</span>
<span class="cp">#define CCM_DCVR1	0x34</span>
<span class="cp">#define CCM_DCVR2	0x38</span>
<span class="cp">#define CCM_DCVR3	0x3c</span>
<span class="cp">#define CCM_LTR0	0x40</span>
<span class="cp">#define CCM_LTR1	0x44</span>
<span class="cp">#define CCM_LTR2	0x48</span>
<span class="cp">#define CCM_LTR3	0x4c</span>
<span class="cp">#define CCM_MCR		0x64</span>

<span class="cp">#define ccm(x)	(CRM_BASE + (x))</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">cpu_sel_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="s">&quot;mpll_cpu_3_4&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">per_sel_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="p">};</span>

<span class="k">enum</span> <span class="n">mx25_clks</span> <span class="p">{</span>
	<span class="n">dummy</span><span class="p">,</span> <span class="n">osc</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">upll</span><span class="p">,</span> <span class="n">mpll_cpu_3_4</span><span class="p">,</span> <span class="n">cpu_sel</span><span class="p">,</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">ahb</span><span class="p">,</span> <span class="n">usb_div</span><span class="p">,</span> <span class="n">ipg</span><span class="p">,</span>
	<span class="n">per0_sel</span><span class="p">,</span> <span class="n">per1_sel</span><span class="p">,</span> <span class="n">per2_sel</span><span class="p">,</span> <span class="n">per3_sel</span><span class="p">,</span> <span class="n">per4_sel</span><span class="p">,</span> <span class="n">per5_sel</span><span class="p">,</span> <span class="n">per6_sel</span><span class="p">,</span>
	<span class="n">per7_sel</span><span class="p">,</span> <span class="n">per8_sel</span><span class="p">,</span> <span class="n">per9_sel</span><span class="p">,</span> <span class="n">per10_sel</span><span class="p">,</span> <span class="n">per11_sel</span><span class="p">,</span> <span class="n">per12_sel</span><span class="p">,</span>
	<span class="n">per13_sel</span><span class="p">,</span> <span class="n">per14_sel</span><span class="p">,</span> <span class="n">per15_sel</span><span class="p">,</span> <span class="n">per0</span><span class="p">,</span> <span class="n">per1</span><span class="p">,</span> <span class="n">per2</span><span class="p">,</span> <span class="n">per3</span><span class="p">,</span> <span class="n">per4</span><span class="p">,</span> <span class="n">per5</span><span class="p">,</span>
	<span class="n">per6</span><span class="p">,</span> <span class="n">per7</span><span class="p">,</span> <span class="n">per8</span><span class="p">,</span> <span class="n">per9</span><span class="p">,</span> <span class="n">per10</span><span class="p">,</span> <span class="n">per11</span><span class="p">,</span> <span class="n">per12</span><span class="p">,</span> <span class="n">per13</span><span class="p">,</span> <span class="n">per14</span><span class="p">,</span> <span class="n">per15</span><span class="p">,</span>
	<span class="n">csi_ipg_per</span><span class="p">,</span> <span class="n">esdhc1_ipg_per</span><span class="p">,</span> <span class="n">esdhc2_ipg_per</span><span class="p">,</span> <span class="n">gpt_ipg_per</span><span class="p">,</span> <span class="n">i2c_ipg_per</span><span class="p">,</span>
	<span class="n">lcdc_ipg_per</span><span class="p">,</span> <span class="n">nfc_ipg_per</span><span class="p">,</span> <span class="n">ssi1_ipg_per</span><span class="p">,</span> <span class="n">ssi2_ipg_per</span><span class="p">,</span> <span class="n">uart_ipg_per</span><span class="p">,</span>
	<span class="n">csi_ahb</span><span class="p">,</span> <span class="n">esdhc1_ahb</span><span class="p">,</span> <span class="n">esdhc2_ahb</span><span class="p">,</span> <span class="n">fec_ahb</span><span class="p">,</span> <span class="n">lcdc_ahb</span><span class="p">,</span> <span class="n">sdma_ahb</span><span class="p">,</span>
	<span class="n">usbotg_ahb</span><span class="p">,</span> <span class="n">can1_ipg</span><span class="p">,</span> <span class="n">can2_ipg</span><span class="p">,</span> <span class="n">csi_ipg</span><span class="p">,</span> <span class="n">cspi1_ipg</span><span class="p">,</span> <span class="n">cspi2_ipg</span><span class="p">,</span>
	<span class="n">cspi3_ipg</span><span class="p">,</span> <span class="n">dryice_ipg</span><span class="p">,</span> <span class="n">esdhc1_ipg</span><span class="p">,</span> <span class="n">esdhc2_ipg</span><span class="p">,</span> <span class="n">fec_ipg</span><span class="p">,</span> <span class="n">iim_ipg</span><span class="p">,</span>
	<span class="n">kpp_ipg</span><span class="p">,</span> <span class="n">lcdc_ipg</span><span class="p">,</span> <span class="n">pwm1_ipg</span><span class="p">,</span> <span class="n">pwm2_ipg</span><span class="p">,</span> <span class="n">pwm3_ipg</span><span class="p">,</span> <span class="n">pwm4_ipg</span><span class="p">,</span> <span class="n">sdma_ipg</span><span class="p">,</span>
	<span class="n">ssi1_ipg</span><span class="p">,</span> <span class="n">ssi2_ipg</span><span class="p">,</span> <span class="n">tsc_ipg</span><span class="p">,</span> <span class="n">uart1_ipg</span><span class="p">,</span> <span class="n">uart2_ipg</span><span class="p">,</span> <span class="n">uart3_ipg</span><span class="p">,</span>
	<span class="n">uart4_ipg</span><span class="p">,</span> <span class="n">uart5_ipg</span><span class="p">,</span> <span class="n">wdt_ipg</span><span class="p">,</span> <span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx25_clocks_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">osc</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="mi">24000000</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MPCTL</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">upll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_UPCTL</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll_cpu_3_4</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;mpll_cpu_3_4&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cpu_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;cpu_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CCTL</span><span class="p">),</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">cpu_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cpu_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;cpu&quot;</span><span class="p">,</span> <span class="s">&quot;cpu_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CCTL</span><span class="p">),</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;cpu&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CCTL</span><span class="p">),</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_div&quot;</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CCTL</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span> 
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per0_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per0_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per1_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per1_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per2_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per2_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per3_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per3_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per4_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per4_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per5_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per5_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per6_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per6_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per7_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per7_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per8_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per8_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per9_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per9_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per10_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per10_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per11_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per11_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per12_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per12_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per13_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per13_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per14_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per14_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per15_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per15_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_MCR</span><span class="p">),</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per0</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per0&quot;</span><span class="p">,</span> <span class="s">&quot;per0_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR0</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per1&quot;</span><span class="p">,</span> <span class="s">&quot;per1_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR0</span><span class="p">),</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per2&quot;</span><span class="p">,</span> <span class="s">&quot;per2_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR0</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per3</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per3&quot;</span><span class="p">,</span> <span class="s">&quot;per3_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR0</span><span class="p">),</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per4</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per4&quot;</span><span class="p">,</span> <span class="s">&quot;per4_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR1</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per5</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per5&quot;</span><span class="p">,</span> <span class="s">&quot;per5_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR1</span><span class="p">),</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per6</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per6&quot;</span><span class="p">,</span> <span class="s">&quot;per6_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR1</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per7</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per7&quot;</span><span class="p">,</span> <span class="s">&quot;per7_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR1</span><span class="p">),</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per8</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per8&quot;</span><span class="p">,</span> <span class="s">&quot;per8_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR2</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per9</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per9&quot;</span><span class="p">,</span> <span class="s">&quot;per9_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR2</span><span class="p">),</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per10</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per10&quot;</span><span class="p">,</span> <span class="s">&quot;per10_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR2</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per11</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per11&quot;</span><span class="p">,</span> <span class="s">&quot;per11_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR2</span><span class="p">),</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per12</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per12&quot;</span><span class="p">,</span> <span class="s">&quot;per12_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR3</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per13</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per13&quot;</span><span class="p">,</span> <span class="s">&quot;per13_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR3</span><span class="p">),</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per14</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per14&quot;</span><span class="p">,</span> <span class="s">&quot;per14_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR3</span><span class="p">),</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per15</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per15&quot;</span><span class="p">,</span> <span class="s">&quot;per15_sel&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_PCDR3</span><span class="p">),</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;csi_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per0&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;esdhc1_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per3&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;esdhc2_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per4&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span>  <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;gpt_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per5&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span>  <span class="mi">5</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;i2c_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per6&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;lcdc_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per8&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span>  <span class="mi">7</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">nfc_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;nfc_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span>  <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;ssi1_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per13&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;ssi2_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per14&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart_ipg_per&quot;</span><span class="p">,</span> <span class="s">&quot;per15&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">15</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;csi_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;esdhc1_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">21</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;esdhc2_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fec_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;fec_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">23</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;lcdc_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdma_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;sdma_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usbotg_ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;usbotg_ahb&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR0</span><span class="p">),</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can1_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;can1_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can2_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;can2_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;csi_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi1_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cspi1_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">5</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi2_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cspi2_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi3_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cspi3_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">7</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">dryice_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;dryice_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span>  <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;esdhc1_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;esdhc2_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fec_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;fec_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">15</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">iim_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;iim_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">kpp_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;kpp_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;lcdc_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">29</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;pwm1_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR1</span><span class="p">),</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm2_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;pwm2_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm3_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;pwm3_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span>  <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm4_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;pwm4_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdma_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;sdma_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;ssi1_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">11</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;ssi2_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">tsc_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;tsc_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart1_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart1_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart2_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart2_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">15</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart3_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart3_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart4_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart4_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">17</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart5_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart5_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">wdt_ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;wdt_ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">ccm</span><span class="p">(</span><span class="n">CCM_CGCR2</span><span class="p">),</span> <span class="mi">19</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX25 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="cm">/* i.mx25 has the i.mx21 type uart */</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart2_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart3_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart4_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart5_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.4&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.4&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">nfc_ipg_per</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_nand.0&quot;</span><span class="p">);</span>
	<span class="cm">/* i.mx25 has the i.mx35 type cspi */</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi1_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi2_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi3_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per10</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per10</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per10</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per10</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">kpp_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-keypad&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">tsc_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mx25-adc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c_ipg_per</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c_ipg_per</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c_ipg_per</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">fec_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx25-fec.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">fec_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx25-fec.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dryice_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imxdi_rtc.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">wdt_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx2-wdt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx25.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx25.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx25.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx25.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx25.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx25.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi_ipg_per</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mx2-camera.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mx2-camera.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mx2-camera.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;audmux&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">can1_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;flexcan.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">can2_ipg</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;flexcan.1&quot;</span><span class="p">);</span>
	<span class="cm">/* i.mx25 has the i.mx35 type sdma */</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdma_ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx35-sdma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdma_ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx35-sdma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_ipg</span><span class="p">],</span> <span class="s">&quot;iim&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX25_IO_ADDRESS</span><span class="p">(</span><span class="n">MX25_GPT1_BASE_ADDR</span><span class="p">),</span> <span class="mi">54</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
