Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Dec 16 09:36:20 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (264)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (264)
--------------------------------
 There are 264 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.946        0.000                      0                  550        0.024        0.000                      0                  550        2.000        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.946        0.000                      0                  550        0.185        0.000                      0                  550       19.500        0.000                       0                   266  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.959        0.000                      0                  550        0.185        0.000                      0                  550       19.500        0.000                       0                   266  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.946        0.000                      0                  550        0.024        0.000                      0                  550  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.946        0.000                      0                  550        0.024        0.000                      0                  550  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.842ns (31.439%)  route 4.017ns (68.561%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.304     4.899    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y42        LUT6 (Prop_lut6_I3_O)        0.124     5.023 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1/O
                         net (fo=1, routed)           0.000     5.023    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.160    38.939    
    SLICE_X110Y42        FDRE (Setup_fdre_C_D)        0.029    38.968    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             34.077ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.842ns (32.156%)  route 3.886ns (67.844%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.174     4.768    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000     4.892    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X111Y43        FDRE (Setup_fdre_C_D)        0.029    38.969    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 34.077    

Slack (MET) :             34.191ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.842ns (32.810%)  route 3.772ns (67.190%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.059     4.654    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.778 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000     4.778    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.160    38.939    
    SLICE_X111Y42        FDRE (Setup_fdre_C_D)        0.029    38.968    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 34.191    

Slack (MET) :             34.303ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.842ns (33.459%)  route 3.663ns (66.541%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.951     4.545    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I3_O)        0.124     4.669 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000     4.669    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X110Y43        FDRE (Setup_fdre_C_D)        0.031    38.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                 34.303    

Slack (MET) :             34.352ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.842ns (33.482%)  route 3.659ns (66.518%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.947     4.541    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X112Y44        LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000     4.665    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1_n_0
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.077    39.017    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 34.352    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.828ns (17.395%)  route 3.932ns (82.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.647     3.926    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    38.515    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.452    38.967    
                         clock uncertainty           -0.160    38.807    
    SLICE_X107Y50        FDRE (Setup_fdre_C_R)       -0.429    38.378    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                 34.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.134%)  route 0.121ns (21.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.035 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_7
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.560%)  route 0.121ns (21.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.024 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.024    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_5
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in1_in
    SLICE_X102Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.251    -0.609    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.488    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.276ns (46.906%)  route 0.312ns (53.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.122    -0.052    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I5_O)        0.045    -0.007 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst_n_0
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.092    -0.226    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_6
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.276ns (46.827%)  route 0.313ns (53.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.123    -0.051    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I4_O)        0.045    -0.006 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/rFSM_next[0]
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.091    -0.227    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_6/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.298ns (51.363%)  route 0.282ns (48.637%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.643    -0.589    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X110Y49        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.298    design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  design_1_i/Debounce_Switch_6/inst/r_State_i_3/O
                         net (fo=1, routed)           0.133    -0.120    design_1_i/Debounce_Switch_6/inst/r_State_i_3_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I2_O)        0.112    -0.008 r  design_1_i/Debounce_Switch_6/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/Debounce_Switch_6/inst/r_State_i_1_n_0
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.909    -0.831    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                         clock pessimism              0.509    -0.322    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.091    -0.231    design_1_i/Debounce_Switch_6/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y49    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y56    design_1_i/Debounce_Switch_3/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y56    design_1_i/Debounce_Switch_3/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y56    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/Debounce_Switch_4/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/Debounce_Switch_4/inst/r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/Debounce_Switch_4/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y51    design_1_i/Debounce_Switch_4/inst/r_Count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.959ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.842ns (31.439%)  route 4.017ns (68.561%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.304     4.899    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y42        LUT6 (Prop_lut6_I3_O)        0.124     5.023 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1/O
                         net (fo=1, routed)           0.000     5.023    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.147    38.952    
    SLICE_X110Y42        FDRE (Setup_fdre_C_D)        0.029    38.981    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                 33.959    

Slack (MET) :             34.090ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.842ns (32.156%)  route 3.886ns (67.844%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.174     4.768    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000     4.892    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.147    38.953    
    SLICE_X111Y43        FDRE (Setup_fdre_C_D)        0.029    38.982    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 34.090    

Slack (MET) :             34.204ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.842ns (32.810%)  route 3.772ns (67.190%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.059     4.654    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.778 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000     4.778    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.147    38.952    
    SLICE_X111Y42        FDRE (Setup_fdre_C_D)        0.029    38.981    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 34.204    

Slack (MET) :             34.315ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.842ns (33.459%)  route 3.663ns (66.541%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.951     4.545    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I3_O)        0.124     4.669 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000     4.669    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.147    38.953    
    SLICE_X110Y43        FDRE (Setup_fdre_C_D)        0.031    38.984    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                 34.315    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.842ns (33.482%)  route 3.659ns (66.518%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.947     4.541    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X112Y44        LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000     4.665    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1_n_0
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.147    38.953    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.077    39.030    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         39.030    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.147    38.992    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.563    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.147    38.992    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.563    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.147    38.992    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.563    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.147    38.992    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.563    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.563    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.465ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.828ns (17.395%)  route 3.932ns (82.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.647     3.926    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    38.515    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.452    38.967    
                         clock uncertainty           -0.147    38.820    
    SLICE_X107Y50        FDRE (Setup_fdre_C_R)       -0.429    38.391    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                 34.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.134%)  route 0.121ns (21.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.035 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_7
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.560%)  route 0.121ns (21.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.024 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.024    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_5
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in1_in
    SLICE_X102Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.251    -0.609    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.488    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.276ns (46.906%)  route 0.312ns (53.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.122    -0.052    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I5_O)        0.045    -0.007 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst_n_0
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.092    -0.226    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_6
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.220    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.276ns (46.827%)  route 0.313ns (53.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.123    -0.051    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I4_O)        0.045    -0.006 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/rFSM_next[0]
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/C
                         clock pessimism              0.509    -0.318    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.091    -0.227    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_6/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.298ns (51.363%)  route 0.282ns (48.637%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.643    -0.589    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X110Y49        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.298    design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  design_1_i/Debounce_Switch_6/inst/r_State_i_3/O
                         net (fo=1, routed)           0.133    -0.120    design_1_i/Debounce_Switch_6/inst/r_State_i_3_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I2_O)        0.112    -0.008 r  design_1_i/Debounce_Switch_6/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/Debounce_Switch_6/inst/r_State_i_1_n_0
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.909    -0.831    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                         clock pessimism              0.509    -0.322    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.091    -0.231    design_1_i/Debounce_Switch_6/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y49    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y56    design_1_i/Debounce_Switch_3/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y56    design_1_i/Debounce_Switch_3/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y56    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y50    design_1_i/Debounce_Switch_2/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y51    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/Debounce_Switch_4/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/Debounce_Switch_4/inst/r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/Debounce_Switch_4/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y51    design_1_i/Debounce_Switch_4/inst/r_Count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.842ns (31.439%)  route 4.017ns (68.561%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.304     4.899    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y42        LUT6 (Prop_lut6_I3_O)        0.124     5.023 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1/O
                         net (fo=1, routed)           0.000     5.023    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.160    38.939    
    SLICE_X110Y42        FDRE (Setup_fdre_C_D)        0.029    38.968    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             34.077ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.842ns (32.156%)  route 3.886ns (67.844%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.174     4.768    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000     4.892    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X111Y43        FDRE (Setup_fdre_C_D)        0.029    38.969    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 34.077    

Slack (MET) :             34.191ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.842ns (32.810%)  route 3.772ns (67.190%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.059     4.654    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.778 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000     4.778    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.160    38.939    
    SLICE_X111Y42        FDRE (Setup_fdre_C_D)        0.029    38.968    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 34.191    

Slack (MET) :             34.303ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.842ns (33.459%)  route 3.663ns (66.541%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.951     4.545    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I3_O)        0.124     4.669 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000     4.669    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X110Y43        FDRE (Setup_fdre_C_D)        0.031    38.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                 34.303    

Slack (MET) :             34.352ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.842ns (33.482%)  route 3.659ns (66.518%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.947     4.541    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X112Y44        LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000     4.665    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1_n_0
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.077    39.017    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 34.352    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.828ns (17.395%)  route 3.932ns (82.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.647     3.926    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    38.515    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.452    38.967    
                         clock uncertainty           -0.160    38.807    
    SLICE_X107Y50        FDRE (Setup_fdre_C_R)       -0.429    38.378    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                 34.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.134%)  route 0.121ns (21.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.035 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_7
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.560%)  route 0.121ns (21.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.024 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.024    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_5
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in1_in
    SLICE_X102Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.251    -0.609    
                         clock uncertainty            0.160    -0.449    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.276ns (46.906%)  route 0.312ns (53.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.122    -0.052    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I5_O)        0.045    -0.007 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst_n_0
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.160    -0.158    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.092    -0.066    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_6
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.276ns (46.827%)  route 0.313ns (53.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.123    -0.051    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I4_O)        0.045    -0.006 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/rFSM_next[0]
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.160    -0.158    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.091    -0.067    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_6/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.298ns (51.363%)  route 0.282ns (48.637%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.643    -0.589    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X110Y49        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.298    design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  design_1_i/Debounce_Switch_6/inst/r_State_i_3/O
                         net (fo=1, routed)           0.133    -0.120    design_1_i/Debounce_Switch_6/inst/r_State_i_3_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I2_O)        0.112    -0.008 r  design_1_i/Debounce_Switch_6/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/Debounce_Switch_6/inst/r_State_i_1_n_0
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.909    -0.831    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.091    -0.071    design_1_i/Debounce_Switch_6/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.842ns (31.439%)  route 4.017ns (68.561%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.304     4.899    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y42        LUT6 (Prop_lut6_I3_O)        0.124     5.023 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1/O
                         net (fo=1, routed)           0.000     5.023    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[5]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.160    38.939    
    SLICE_X110Y42        FDRE (Setup_fdre_C_D)        0.029    38.968    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[5]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             34.077ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.842ns (32.156%)  route 3.886ns (67.844%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.174     4.768    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.124     4.892 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000     4.892    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X111Y43        FDRE (Setup_fdre_C_D)        0.029    38.969    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                 34.077    

Slack (MET) :             34.191ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.842ns (32.810%)  route 3.772ns (67.190%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          1.059     4.654    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X111Y42        LUT6 (Prop_lut6_I3_O)        0.124     4.778 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000     4.778    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.701    38.533    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y42        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.567    39.100    
                         clock uncertainty           -0.160    38.939    
    SLICE_X111Y42        FDRE (Setup_fdre_C_D)        0.029    38.968    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 34.191    

Slack (MET) :             34.303ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.842ns (33.459%)  route 3.663ns (66.541%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.951     4.545    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X110Y43        LUT6 (Prop_lut6_I3_O)        0.124     4.669 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000     4.669    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y43        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X110Y43        FDRE (Setup_fdre_C_D)        0.031    38.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                 34.303    

Slack (MET) :             34.352ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.842ns (33.482%)  route 3.659ns (66.518%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.880    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X107Y41        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q
                         net (fo=35, routed)          1.539     1.159    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]_0[6]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.152     1.311 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9/O
                         net (fo=3, routed)           0.840     2.151    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_9_n_0
    SLICE_X109Y44        LUT6 (Prop_lut6_I3_O)        0.326     2.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/i__carry__0_i_4/O
                         net (fo=1, routed)           0.333     2.810    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_0[0]
    SLICE_X108Y42        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.360 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.360    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__0_n_0
    SLICE_X108Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.477 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.477    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__1_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2/CO[3]
                         net (fo=10, routed)          0.947     4.541    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_next1_inferred__0/i__carry__2_n_0
    SLICE_X112Y44        LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1/O
                         net (fo=1, routed)           0.000     4.665    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[6]_i_1_n_0
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.702    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X112Y44        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]/C
                         clock pessimism              0.567    39.101    
                         clock uncertainty           -0.160    38.940    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.077    39.017    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[6]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 34.352    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.422ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.828ns (16.683%)  route 4.135ns (83.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.850     4.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.700    38.532    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.140    
                         clock uncertainty           -0.160    38.979    
    SLICE_X107Y46        FDRE (Setup_fdre_C_R)       -0.429    38.550    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 34.422    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.828ns (17.395%)  route 3.932ns (82.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.882    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           1.650     1.272    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[11]
    SLICE_X106Y47        LUT4 (Prop_lut4_I1_O)        0.124     1.396 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7/O
                         net (fo=1, routed)           0.796     2.192    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_7_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I2_O)        0.124     2.316 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.838     3.154    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X108Y49        LUT6 (Prop_lut6_I2_O)        0.124     3.278 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=20, routed)          0.647     3.926    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.684    38.515    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.452    38.967    
                         clock uncertainty           -0.160    38.807    
    SLICE_X107Y50        FDRE (Setup_fdre_C_R)       -0.429    38.378    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.378    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                 34.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.134%)  route 0.121ns (21.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.035 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_7
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.560%)  route 0.121ns (21.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.024 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.024    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_5
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/p_0_in1_in
    SLICE_X102Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_i_1_n_0
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg/C
                         clock pessimism              0.251    -0.609    
                         clock uncertainty            0.160    -0.449    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_random_current_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.012 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_7
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y49        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.264    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.219 r  design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/Debounce_Switch_5/inst/r_Count[0]_i_5_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.067 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.066    design_1_i/Debounce_Switch_5/inst/r_Count_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.001 r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.001    design_1_i/Debounce_Switch_5/inst/r_Count_reg[4]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X106Y50        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/Debounce_Switch_5/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.276ns (46.906%)  route 0.312ns (53.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.122    -0.052    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I5_O)        0.045    -0.007 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst_n_0
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.160    -0.158    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.092    -0.066    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_6
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.469ns (79.468%)  route 0.121ns (20.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.328    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[6]
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.168 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.129    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.090 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[12]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.001 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[16]_i_1_n_4
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.160    -0.165    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105    -0.060    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.276ns (46.827%)  route 0.313ns (53.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X107Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[17]/Q
                         net (fo=2, routed)           0.132    -0.322    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[17]
    SLICE_X106Y48        LUT4 (Prop_lut4_I0_O)        0.045    -0.277 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8/O
                         net (fo=1, routed)           0.059    -0.219    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_8_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I3_O)        0.045    -0.174 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4/O
                         net (fo=4, routed)           0.123    -0.051    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[2]_i_4_n_0
    SLICE_X106Y47        LUT6 (Prop_lut6_I4_O)        0.045    -0.006 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/FSM_sequential_rFSM_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/rFSM_next[0]
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/iClk
    SLICE_X106Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/C
                         clock pessimism              0.509    -0.318    
                         clock uncertainty            0.160    -0.158    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.091    -0.067    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_6/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.298ns (51.363%)  route 0.282ns (48.637%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.643    -0.589    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X110Y49        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.298    design_1_i/Debounce_Switch_6/inst/r_Count_reg[5]
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.045    -0.253 r  design_1_i/Debounce_Switch_6/inst/r_State_i_3/O
                         net (fo=1, routed)           0.133    -0.120    design_1_i/Debounce_Switch_6/inst/r_State_i_3_n_0
    SLICE_X113Y50        LUT6 (Prop_lut6_I2_O)        0.112    -0.008 r  design_1_i/Debounce_Switch_6/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.008    design_1_i/Debounce_Switch_6/inst/r_State_i_1_n_0
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.909    -0.831    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X113Y50        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.091    -0.071    design_1_i/Debounce_Switch_6/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.063    





