Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 09 22:09:49 2023
| Host         : DESKTOP-BEGSB2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4_timing_summary_routed.rpt -rpx Nexys4_timing_summary_routed.rpx
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: OneSecClock/CLK_1_sec_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.168        0.000                      0                  405        0.114        0.000                      0                  405        4.500        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.168        0.000                      0                  401        0.114        0.000                      0                  401        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.923        0.000                      0                    4        1.118        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.869ns (28.540%)  route 4.680ns (71.460%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.968     8.974    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.360     9.334 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.433     9.767    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.332    10.099 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.433    10.533    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124    10.657 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.502    11.158    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.124    11.282 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.592    11.874    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.601    15.024    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.042    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.869ns (28.757%)  route 4.630ns (71.243%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.968     8.974    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.360     9.334 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.433     9.767    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.332    10.099 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.433    10.533    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124    10.657 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.502    11.158    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.124    11.282 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.543    11.825    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.600    15.023    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.041    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.869ns (29.619%)  route 4.441ns (70.381%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.968     8.974    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.360     9.334 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.433     9.767    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.332    10.099 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.433    10.533    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124    10.657 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.502    11.158    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.124    11.282 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.353    11.636    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.600    15.023    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.041    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.869ns (30.291%)  route 4.301ns (69.709%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.968     8.974    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.360     9.334 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.433     9.767    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.332    10.099 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.433    10.533    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124    10.657 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.502    11.158    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.124    11.282 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.214    11.496    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.601    15.024    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.042    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.385ns (26.052%)  route 3.931ns (73.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.606     8.612    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.332     8.944 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_3/O
                         net (fo=12, routed)          0.843     9.787    Inst_TempSensorCtl/Inst_TWICtl/dataByte1
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.731    10.642    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.523    14.946    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.000    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.385ns (26.052%)  route 3.931ns (73.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.606     8.612    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.332     8.944 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_3/O
                         net (fo=12, routed)          0.843     9.787    Inst_TempSensorCtl/Inst_TWICtl/dataByte1
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.731    10.642    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.523    14.946    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.000    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.385ns (26.052%)  route 3.931ns (73.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.606     8.612    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.332     8.944 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_3/O
                         net (fo=12, routed)          0.843     9.787    Inst_TempSensorCtl/Inst_TWICtl/dataByte1
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.731    10.642    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.523    14.946    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y92          FDRE (Setup_fdre_C_CE)      -0.169    15.000    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.385ns (26.132%)  route 3.915ns (73.868%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.606     8.612    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.332     8.944 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_3/O
                         net (fo=12, routed)          0.843     9.787    Inst_TempSensorCtl/Inst_TWICtl/dataByte1
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.715    10.626    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.523    14.946    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.000    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.385ns (26.132%)  route 3.915ns (73.868%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.606     8.612    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.332     8.944 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_3/O
                         net (fo=12, routed)          0.843     9.787    Inst_TempSensorCtl/Inst_TWICtl/dataByte1
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.715    10.626    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.523    14.946    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.000    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.385ns (26.132%)  route 3.915ns (73.868%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           1.280     7.062    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.152     7.214 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.472     7.686    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.321     8.007 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.606     8.612    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.332     8.944 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_3/O
                         net (fo=12, routed)          0.843     9.787    Inst_TempSensorCtl/Inst_TWICtl/dataByte1
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.715    10.626    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.523    14.946    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.000    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  4.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b1_rx/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_RX_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.619%)  route 0.305ns (68.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.598     1.517    b1_rx/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  b1_rx/r_RX_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  b1_rx/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.305     1.963    b1_rx/r_RX_Data_R
    SLICE_X2Y99          FDRE                                         r  b1_rx/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    b1_rx/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  b1_rx/r_RX_Data_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.052     1.849    b1_rx/r_RX_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 btn_c/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.602     1.521    btn_c/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  btn_c/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btn_c/Q1_reg/Q
                         net (fo=1, routed)           0.099     1.762    btn_c/Q1
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.876     2.041    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.075     1.613    btn_c/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.605     1.524    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  unitate_cc/FSM_sequential_stare_cur_reg[0]/Q
                         net (fo=6, routed)           0.080     1.746    unitate_cc/stare_cur[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  unitate_cc/FSM_sequential_stare_cur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    unitate_cc/FSM_sequential_stare_cur[2]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    unitate_cc/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.092     1.629    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 btn_u/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_u/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.603     1.522    btn_u/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  btn_u/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  btn_u/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.775    btn_u/Q1_reg_n_0
    SLICE_X1Y92          FDRE                                         r  btn_u/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.876     2.041    btn_u/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  btn_u/Q2_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.070     1.608    btn_u/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/subState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.601     1.520    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/subState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Inst_TempSensorCtl/Inst_TWICtl/subState_reg[0]/Q
                         net (fo=18, routed)          0.128     1.789    Inst_TempSensorCtl/Inst_TWICtl/subState_reg_n_0_[0]
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_i_1/O
                         net (fo=1, routed)           0.000     1.834    Inst_TempSensorCtl/Inst_TWICtl/addrNData_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.121     1.654    Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.305%)  route 0.113ns (37.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.605     1.524    unitate_cc/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  unitate_cc/FSM_sequential_stare_cur_reg[2]/Q
                         net (fo=10, routed)          0.113     1.778    unitate_cc/stare_cur[2]
    SLICE_X1Y99          LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  unitate_cc/FSM_sequential_stare_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    unitate_cc/FSM_sequential_stare_cur[3]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.091     1.628    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 b1_rx/FSM_onehot_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/FSM_onehot_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.602     1.521    b1_rx/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  b1_rx/FSM_onehot_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  b1_rx/FSM_onehot_r_SM_Main_reg[0]/Q
                         net (fo=10, routed)          0.145     1.807    b1_rx/FSM_onehot_r_SM_Main_reg_n_0_[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  b1_rx/FSM_onehot_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    b1_rx/FSM_onehot_r_SM_Main[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  b1_rx/FSM_onehot_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.875     2.040    b1_rx/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  b1_rx/FSM_onehot_r_SM_Main_reg[1]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.654    b1_rx/FSM_onehot_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 b1_tx/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.818%)  route 0.130ns (41.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.605     1.524    b1_tx/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  b1_tx/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  b1_tx/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.130     1.796    b1_tx/r_Bit_Index_reg_n_0_[2]
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  b1_tx/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.841    b1_tx/o_TX_Serial_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  b1_tx/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.877     2.042    b1_tx/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  b1_tx/o_TX_Serial_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     1.630    b1_tx/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.076%)  route 0.117ns (35.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.601     1.520    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/Q
                         net (fo=4, routed)           0.117     1.802    Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I2_O)        0.045     1.847 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[1]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     1.628    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.343%)  route 0.144ns (43.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.605     1.524    b1_tx/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  b1_tx/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=14, routed)          0.144     1.809    b1_tx/r_SM_Main[0]
    SLICE_X1Y98          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  b1_tx/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.854    b1_tx/r_TX_Done_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  b1_tx/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    b1_tx/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  b1_tx/r_TX_Done_reg/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.092     1.629    b1_tx/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     Inst_TempSensorCtl/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     unitate_cc/FSM_sequential_stare_cur_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     unitate_cc/FSM_sequential_stare_cur_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     unitate_cc/FSM_sequential_stare_cur_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     unitate_cc/FSM_sequential_stare_cur_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     b1_rx/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     b1_rx/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     b1_rx/r_Clk_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    Inst_TempSensorCtl/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    Inst_TempSensorCtl/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    Inst_TempSensorCtl/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    OneSecClock/num_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    OneSecClock/num_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    OneSecClock/num_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    OneSecClock/num_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     Inst_TempSensorCtl/Inst_TWICtl/DONE_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     Inst_TempSensorCtl/Inst_TWICtl/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     unitate_cc/FSM_sequential_stare_cur_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     unitate_cc/FSM_sequential_stare_cur_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.180%)  route 2.035ns (77.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.640     6.422    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.546 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.395     7.941    unitate_cc/in1
    SLICE_X0Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.606    15.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.217%)  route 2.031ns (77.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.640     6.422    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.546 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.390     7.936    unitate_cc/in1
    SLICE_X1Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.606    15.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.217%)  route 2.031ns (77.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.640     6.422    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.546 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.390     7.936    unitate_cc/in1
    SLICE_X1Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.606    15.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.217%)  route 2.031ns (77.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.640     6.422    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.546 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.390     7.936    unitate_cc/in1
    SLICE_X1Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.606    15.029    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y99          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.227ns (21.744%)  route 0.817ns (78.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.663     2.566    unitate_cc/in1
    SLICE_X1Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.448    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.227ns (21.744%)  route 0.817ns (78.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.663     2.566    unitate_cc/in1
    SLICE_X1Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.448    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.227ns (21.744%)  route 0.817ns (78.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.663     2.566    unitate_cc/in1
    SLICE_X1Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.448    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.227ns (21.654%)  route 0.821ns (78.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.668     2.571    unitate_cc/in1
    SLICE_X0Y99          FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.878     2.043    unitate_cc/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X0Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.448    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.122    





