Info: Generated by version: 18.0 build 219
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\KBandDNA_Cy10GX\FifoKBandOUT.ip --block-symbol-file --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\KBandDNA_Cy10GX\FifoKBandOUT --family="Cyclone 10 GX" --part=10CX220YF780E5G
: FifoKBandOUT.fifo_0: Targeting device family: Cyclone 10 GX.
: FifoKBandOUT.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: FifoKBandOUT.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: FifoKBandOUT.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: FifoKBandOUT.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\KBandDNA_Cy10GX\FifoKBandOUT.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\KBandDNA_Cy10GX\FifoKBandOUT --family="Cyclone 10 GX" --part=10CX220YF780E5G
: FifoKBandOUT.fifo_0: Targeting device family: Cyclone 10 GX.
: FifoKBandOUT.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: FifoKBandOUT.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: FifoKBandOUT.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: FifoKBandOUT.fifo_0: Embedded set_false_path assignment is disabled.
Info: FifoKBandOUT: "Transforming system: FifoKBandOUT"
Info: FifoKBandOUT: Running transform generation_view_transform
Info: FifoKBandOUT: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: FifoKBandOUT: Running transform interconnect_transform_chooser
Info: FifoKBandOUT: Running transform interconnect_transform_chooser took 0.076s
Info: FifoKBandOUT: "Naming system components in system: FifoKBandOUT"
Info: FifoKBandOUT: "Processing generation queue"
Info: FifoKBandOUT: "Generating: FifoKBandOUT"
Info: FifoKBandOUT: "Generating: FifoKBandOUT_fifo_180_ljulsqq"
Info: FifoKBandOUT: Done "FifoKBandOUT" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FifoKBandOUT. No files generated.
Info: Finished: Generate IP Core Documentation
