Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun 21 15:27:37 2023
| Host         : LAPTOP-MK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Multiplier3x3_control_sets_placed.rpt
| Design       : Multiplier3x3
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------+------------------+------------------+----------------+
|    Clock Signal   |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------+------------------+------------------+----------------+
|  clk100_IBUF_BUFG |                    |                  |                1 |              2 |
|  u2/clk_OBUF      | mult[1]_i_1_n_0    | mult[2]_i_1_n_0  |                1 |              4 |
|  u2/clk_OBUF      |                    |                  |                1 |              6 |
|  u2/clk_OBUF      | m                  | start_IBUF       |                1 |              8 |
|  u2/clk_OBUF      | mult[1]_i_1_n_0    |                  |                1 |              8 |
|  u2/clk_OBUF      | accum[5]_i_1_n_0   | start_IBUF       |                2 |             12 |
|  u2/clk_OBUF      | product[5]_i_1_n_0 | start_IBUF       |                2 |             14 |
|  clk100_IBUF_BUFG |                    | u2/clear         |                7 |             54 |
+-------------------+--------------------+------------------+------------------+----------------+


