
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b2  00800200  00001692  00001726  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001692  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  008002b2  008002b2  000017d8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017d8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000210  00000000  00000000  00001834  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001db9  00000000  00000000  00001a44  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e7a  00000000  00000000  000037fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001171  00000000  00000000  00004677  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000558  00000000  00000000  000057e8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006b2  00000000  00000000  00005d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000010c4  00000000  00000000  000063f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  000074b6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fc c3       	rjmp	.+2040   	; 0x896 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	66 04       	cpc	r6, r6
      e6:	b8 04       	cpc	r11, r8
      e8:	b8 04       	cpc	r11, r8
      ea:	b8 04       	cpc	r11, r8
      ec:	b8 04       	cpc	r11, r8
      ee:	b8 04       	cpc	r11, r8
      f0:	b8 04       	cpc	r11, r8
      f2:	b8 04       	cpc	r11, r8
      f4:	66 04       	cpc	r6, r6
      f6:	b8 04       	cpc	r11, r8
      f8:	b8 04       	cpc	r11, r8
      fa:	b8 04       	cpc	r11, r8
      fc:	b8 04       	cpc	r11, r8
      fe:	b8 04       	cpc	r11, r8
     100:	b8 04       	cpc	r11, r8
     102:	b8 04       	cpc	r11, r8
     104:	68 04       	cpc	r6, r8
     106:	b8 04       	cpc	r11, r8
     108:	b8 04       	cpc	r11, r8
     10a:	b8 04       	cpc	r11, r8
     10c:	b8 04       	cpc	r11, r8
     10e:	b8 04       	cpc	r11, r8
     110:	b8 04       	cpc	r11, r8
     112:	b8 04       	cpc	r11, r8
     114:	b8 04       	cpc	r11, r8
     116:	b8 04       	cpc	r11, r8
     118:	b8 04       	cpc	r11, r8
     11a:	b8 04       	cpc	r11, r8
     11c:	b8 04       	cpc	r11, r8
     11e:	b8 04       	cpc	r11, r8
     120:	b8 04       	cpc	r11, r8
     122:	b8 04       	cpc	r11, r8
     124:	68 04       	cpc	r6, r8
     126:	b8 04       	cpc	r11, r8
     128:	b8 04       	cpc	r11, r8
     12a:	b8 04       	cpc	r11, r8
     12c:	b8 04       	cpc	r11, r8
     12e:	b8 04       	cpc	r11, r8
     130:	b8 04       	cpc	r11, r8
     132:	b8 04       	cpc	r11, r8
     134:	b8 04       	cpc	r11, r8
     136:	b8 04       	cpc	r11, r8
     138:	b8 04       	cpc	r11, r8
     13a:	b8 04       	cpc	r11, r8
     13c:	b8 04       	cpc	r11, r8
     13e:	b8 04       	cpc	r11, r8
     140:	b8 04       	cpc	r11, r8
     142:	b8 04       	cpc	r11, r8
     144:	b4 04       	cpc	r11, r4
     146:	b8 04       	cpc	r11, r8
     148:	b8 04       	cpc	r11, r8
     14a:	b8 04       	cpc	r11, r8
     14c:	b8 04       	cpc	r11, r8
     14e:	b8 04       	cpc	r11, r8
     150:	b8 04       	cpc	r11, r8
     152:	b8 04       	cpc	r11, r8
     154:	91 04       	cpc	r9, r1
     156:	b8 04       	cpc	r11, r8
     158:	b8 04       	cpc	r11, r8
     15a:	b8 04       	cpc	r11, r8
     15c:	b8 04       	cpc	r11, r8
     15e:	b8 04       	cpc	r11, r8
     160:	b8 04       	cpc	r11, r8
     162:	b8 04       	cpc	r11, r8
     164:	b8 04       	cpc	r11, r8
     166:	b8 04       	cpc	r11, r8
     168:	b8 04       	cpc	r11, r8
     16a:	b8 04       	cpc	r11, r8
     16c:	b8 04       	cpc	r11, r8
     16e:	b8 04       	cpc	r11, r8
     170:	b8 04       	cpc	r11, r8
     172:	b8 04       	cpc	r11, r8
     174:	85 04       	cpc	r8, r5
     176:	b8 04       	cpc	r11, r8
     178:	b8 04       	cpc	r11, r8
     17a:	b8 04       	cpc	r11, r8
     17c:	b8 04       	cpc	r11, r8
     17e:	b8 04       	cpc	r11, r8
     180:	b8 04       	cpc	r11, r8
     182:	b8 04       	cpc	r11, r8
     184:	a3 04       	cpc	r10, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e9       	ldi	r30, 0x92	; 146
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3b       	cpi	r26, 0xB2	; 178
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 eb       	ldi	r26, 0xB2	; 178
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 3c       	cpi	r26, 0xC7	; 199
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d1       	rcall	.+554    	; 0x3ec <main>
     1c2:	0c 94 47 0b 	jmp	0x168e	; 0x168e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	28 3c       	cpi	r18, 0xC8	; 200
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:
		printf("can message send %d", msg->data[i]);
	}
	printf("\n\r");
	mcp2515_request(MCP_RTS_TX0);
	//Do something...
}
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	32 d1       	rcall	.+612    	; 0x486 <mcp2515_init>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	50 d1       	rcall	.+672    	; 0x4ca <mcp2515_write>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	5c d1       	rcall	.+696    	; 0x4f6 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	52 d1       	rcall	.+676    	; 0x4f6 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	11 d1       	rcall	.+546    	; 0x48c <mcp2515_read>
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	ee d5       	rcall	.+3036   	; 0xe5a <printf>
     27e:	88 ea       	ldi	r24, 0xA8	; 168
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	e9 d5       	rcall	.+3026   	; 0xe5a <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
     296:	8b e4       	ldi	r24, 0x4B	; 75
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	dd d5       	rcall	.+3002   	; 0xe5a <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	2a 97       	sbiw	r28, 0x0a	; 10
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	8c 01       	movw	r16, r24
     2d2:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	be 01       	movw	r22, r28
     2d8:	6f 5f       	subi	r22, 0xFF	; 255
     2da:	7f 4f       	sbci	r23, 0xFF	; 255
     2dc:	8c e2       	ldi	r24, 0x2C	; 44
     2de:	d6 d0       	rcall	.+428    	; 0x48c <mcp2515_read>

	if (!result[0]){
     2e0:	89 81       	ldd	r24, Y+1	; 0x01
     2e2:	81 11       	cpse	r24, r1
     2e4:	0b c0       	rjmp	.+22     	; 0x2fc <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     2e6:	1f 92       	push	r1
     2e8:	1f 92       	push	r1
     2ea:	21 e7       	ldi	r18, 0x71	; 113
     2ec:	32 e0       	ldi	r19, 0x02	; 2
     2ee:	3f 93       	push	r19
     2f0:	2f 93       	push	r18
     2f2:	b3 d5       	rcall	.+2918   	; 0xe5a <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     2fc:	41 e0       	ldi	r20, 0x01	; 1
     2fe:	be 01       	movw	r22, r28
     300:	6f 5f       	subi	r22, 0xFF	; 255
     302:	7f 4f       	sbci	r23, 0xFF	; 255
     304:	85 e6       	ldi	r24, 0x65	; 101
     306:	8f 0d       	add	r24, r15
     308:	c1 d0       	rcall	.+386    	; 0x48c <mcp2515_read>
	msg->length = result[0];
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	f8 01       	movw	r30, r16
     30e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     310:	41 e0       	ldi	r20, 0x01	; 1
     312:	be 01       	movw	r22, r28
     314:	6f 5f       	subi	r22, 0xFF	; 255
     316:	7f 4f       	sbci	r23, 0xFF	; 255
     318:	81 e6       	ldi	r24, 0x61	; 97
     31a:	8f 0d       	add	r24, r15
     31c:	b7 d0       	rcall	.+366    	; 0x48c <mcp2515_read>
	msg->id = result[0];
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	f8 01       	movw	r30, r16
     324:	31 83       	std	Z+1, r19	; 0x01
     326:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     328:	42 81       	ldd	r20, Z+2	; 0x02
     32a:	be 01       	movw	r22, r28
     32c:	6f 5f       	subi	r22, 0xFF	; 255
     32e:	7f 4f       	sbci	r23, 0xFF	; 255
     330:	86 e6       	ldi	r24, 0x66	; 102
     332:	8f 0d       	add	r24, r15
     334:	ab d0       	rcall	.+342    	; 0x48c <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     336:	f8 01       	movw	r30, r16
     338:	92 81       	ldd	r25, Z+2	; 0x02
     33a:	99 23       	and	r25, r25
     33c:	61 f0       	breq	.+24     	; 0x356 <can_data_receive+0xa0>
     33e:	9e 01       	movw	r18, r28
     340:	2f 5f       	subi	r18, 0xFF	; 255
     342:	3f 4f       	sbci	r19, 0xFF	; 255
     344:	d8 01       	movw	r26, r16
     346:	13 96       	adiw	r26, 0x03	; 3
     348:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     34a:	81 91       	ld	r24, Z+
     34c:	8d 93       	st	X+, r24
     34e:	8e 2f       	mov	r24, r30
     350:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     352:	89 17       	cp	r24, r25
     354:	d0 f3       	brcs	.-12     	; 0x34a <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     356:	40 e0       	ldi	r20, 0x00	; 0
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	8c e2       	ldi	r24, 0x2C	; 44
     35c:	cc d0       	rcall	.+408    	; 0x4f6 <mcp2515_bit_modify>
}
     35e:	2a 96       	adiw	r28, 0x0a	; 10
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	f8 94       	cli
     364:	de bf       	out	0x3e, r29	; 62
     366:	0f be       	out	0x3f, r0	; 63
     368:	cd bf       	out	0x3d, r28	; 61
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	08 95       	ret

00000376 <can_get_message>:

int can_get_message(struct can_message* message)
{
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     390:	41 e0       	ldi	r20, 0x01	; 1
     392:	be 01       	movw	r22, r28
     394:	6f 5f       	subi	r22, 0xFF	; 255
     396:	7f 4f       	sbci	r23, 0xFF	; 255
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	78 d0       	rcall	.+240    	; 0x48c <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	80 ff       	sbrs	r24, 0
     3a0:	0b c0       	rjmp	.+22     	; 0x3b8 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	c8 01       	movw	r24, r16
     3a8:	86 df       	rcall	.-244    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	a2 d0       	rcall	.+324    	; 0x4f6 <mcp2515_bit_modify>
		return 1;
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0f c0       	rjmp	.+30     	; 0x3d6 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     3b8:	81 ff       	sbrs	r24, 1
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     3bc:	61 e0       	ldi	r22, 0x01	; 1
     3be:	70 e0       	ldi	r23, 0x00	; 0
     3c0:	c8 01       	movw	r24, r16
     3c2:	79 df       	rcall	.-270    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	95 d0       	rcall	.+298    	; 0x4f6 <mcp2515_bit_modify>
		return 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <can_get_message+0x60>
	}
	else
	{
		return 0;
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     3d6:	2a 96       	adiw	r28, 0x0a	; 10
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	f8 94       	cli
     3dc:	de bf       	out	0x3e, r29	; 62
     3de:	0f be       	out	0x3f, r0	; 63
     3e0:	cd bf       	out	0x3d, r28	; 61
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	08 95       	ret

000003ec <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
     3f4:	2d 97       	sbiw	r28, 0x0d	; 13
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	f8 94       	cli
     3fa:	de bf       	out	0x3e, r29	; 62
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	cd bf       	out	0x3d, r28	; 61
	
	USART_Init(MYUBRR);
     400:	87 e6       	ldi	r24, 0x67	; 103
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	db d2       	rcall	.+1462   	; 0x9bc <USART_Init>
	printf("start \n\r \n");
     406:	83 e8       	ldi	r24, 0x83	; 131
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	38 d5       	rcall	.+2672   	; 0xe7c <puts>
	
	can_init();
     40c:	ff de       	rcall	.-514    	; 0x20c <can_init>
	

	
	struct can_message message;
	message.id = 3;
     40e:	83 e0       	ldi	r24, 0x03	; 3
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	9a 83       	std	Y+2, r25	; 0x02
     414:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	8b 83       	std	Y+3, r24	; 0x03
	message.data[0] = (uint8_t) 'c';
     41a:	83 e6       	ldi	r24, 0x63	; 99
     41c:	8c 83       	std	Y+4, r24	; 0x04
	
	struct can_message message2;
	message2.id = 3;
	message2.length = 1;

	pwm_init();	
     41e:	ad d1       	rcall	.+858    	; 0x77a <pwm_init>
	adc_init();
     420:	d3 de       	rcall	.-602    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     422:	db de       	rcall	.-586    	; 0x1da <adc_read>
	int new_val = adc_read();
     424:	da de       	rcall	.-588    	; 0x1da <adc_read>
	
	int loose_counter = 0;
	sei();
     426:	78 94       	sei
	motor_init();
     428:	91 d0       	rcall	.+290    	; 0x54c <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     42a:	2f ef       	ldi	r18, 0xFF	; 255
     42c:	87 ea       	ldi	r24, 0xA7	; 167
     42e:	91 e6       	ldi	r25, 0x61	; 97
     430:	21 50       	subi	r18, 0x01	; 1
     432:	80 40       	sbci	r24, 0x00	; 0
     434:	90 40       	sbci	r25, 0x00	; 0
     436:	e1 f7       	brne	.-8      	; 0x430 <main+0x44>
     438:	00 c0       	rjmp	.+0      	; 0x43a <main+0x4e>
     43a:	00 00       	nop
	_delay_ms(2000);
	motor_reset_encoder();
     43c:	eb d0       	rcall	.+470    	; 0x614 <motor_reset_encoder>
	motor_dac_write(0);
     43e:	80 e0       	ldi	r24, 0x00	; 0
     440:	72 d0       	rcall	.+228    	; 0x526 <motor_dac_write>
    while(1)
    {
		
		
		//motor_dac_write(80);
		if(can_get_message(&message)){
     442:	ce 01       	movw	r24, r28
     444:	01 96       	adiw	r24, 0x01	; 1
     446:	97 df       	rcall	.-210    	; 0x376 <can_get_message>
     448:	89 2b       	or	r24, r25
     44a:	11 f0       	breq	.+4      	; 0x450 <main+0x64>
			motor_pid_controller(message.data[0]);
     44c:	8c 81       	ldd	r24, Y+4	; 0x04
     44e:	ef d0       	rcall	.+478    	; 0x62e <motor_pid_controller>
     450:	2f ef       	ldi	r18, 0xFF	; 255
     452:	80 e7       	ldi	r24, 0x70	; 112
     454:	92 e0       	ldi	r25, 0x02	; 2
     456:	21 50       	subi	r18, 0x01	; 1
     458:	80 40       	sbci	r24, 0x00	; 0
     45a:	90 40       	sbci	r25, 0x00	; 0
     45c:	e1 f7       	brne	.-8      	; 0x456 <main+0x6a>
     45e:	00 c0       	rjmp	.+0      	; 0x460 <main+0x74>
     460:	00 00       	nop
     462:	ef cf       	rjmp	.-34     	; 0x442 <main+0x56>

00000464 <mcp2515_reset>:
		
	uint8_t cmd[] = {rqs};
	spi_write(cmd, 1);		
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
}
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	1f 92       	push	r1
     46a:	cd b7       	in	r28, 0x3d	; 61
     46c:	de b7       	in	r29, 0x3e	; 62
     46e:	2f 98       	cbi	0x05, 7	; 5
     470:	80 ec       	ldi	r24, 0xC0	; 192
     472:	89 83       	std	Y+1, r24	; 0x01
     474:	61 e0       	ldi	r22, 0x01	; 1
     476:	ce 01       	movw	r24, r28
     478:	01 96       	adiw	r24, 0x01	; 1
     47a:	cd d1       	rcall	.+922    	; 0x816 <spi_write>
     47c:	2f 9a       	sbi	0x05, 7	; 5
     47e:	0f 90       	pop	r0
     480:	df 91       	pop	r29
     482:	cf 91       	pop	r28
     484:	08 95       	ret

00000486 <mcp2515_init>:
     486:	98 d1       	rcall	.+816    	; 0x7b8 <spi_init>
     488:	ed cf       	rjmp	.-38     	; 0x464 <mcp2515_reset>
     48a:	08 95       	ret

0000048c <mcp2515_read>:
     48c:	ff 92       	push	r15
     48e:	0f 93       	push	r16
     490:	1f 93       	push	r17
     492:	cf 93       	push	r28
     494:	df 93       	push	r29
     496:	1f 92       	push	r1
     498:	1f 92       	push	r1
     49a:	cd b7       	in	r28, 0x3d	; 61
     49c:	de b7       	in	r29, 0x3e	; 62
     49e:	8b 01       	movw	r16, r22
     4a0:	f4 2e       	mov	r15, r20
     4a2:	2f 98       	cbi	0x05, 7	; 5
     4a4:	93 e0       	ldi	r25, 0x03	; 3
     4a6:	99 83       	std	Y+1, r25	; 0x01
     4a8:	8a 83       	std	Y+2, r24	; 0x02
     4aa:	62 e0       	ldi	r22, 0x02	; 2
     4ac:	ce 01       	movw	r24, r28
     4ae:	01 96       	adiw	r24, 0x01	; 1
     4b0:	b2 d1       	rcall	.+868    	; 0x816 <spi_write>
     4b2:	6f 2d       	mov	r22, r15
     4b4:	c8 01       	movw	r24, r16
     4b6:	89 d1       	rcall	.+786    	; 0x7ca <spi_read>
     4b8:	2f 9a       	sbi	0x05, 7	; 5
     4ba:	0f 90       	pop	r0
     4bc:	0f 90       	pop	r0
     4be:	df 91       	pop	r29
     4c0:	cf 91       	pop	r28
     4c2:	1f 91       	pop	r17
     4c4:	0f 91       	pop	r16
     4c6:	ff 90       	pop	r15
     4c8:	08 95       	ret

000004ca <mcp2515_write>:
     4ca:	cf 93       	push	r28
     4cc:	df 93       	push	r29
     4ce:	00 d0       	rcall	.+0      	; 0x4d0 <mcp2515_write+0x6>
     4d0:	cd b7       	in	r28, 0x3d	; 61
     4d2:	de b7       	in	r29, 0x3e	; 62
     4d4:	2f 98       	cbi	0x05, 7	; 5
     4d6:	92 e0       	ldi	r25, 0x02	; 2
     4d8:	99 83       	std	Y+1, r25	; 0x01
     4da:	8a 83       	std	Y+2, r24	; 0x02
     4dc:	6b 83       	std	Y+3, r22	; 0x03
     4de:	62 e0       	ldi	r22, 0x02	; 2
     4e0:	64 0f       	add	r22, r20
     4e2:	ce 01       	movw	r24, r28
     4e4:	01 96       	adiw	r24, 0x01	; 1
     4e6:	97 d1       	rcall	.+814    	; 0x816 <spi_write>
     4e8:	2f 9a       	sbi	0x05, 7	; 5
     4ea:	0f 90       	pop	r0
     4ec:	0f 90       	pop	r0
     4ee:	0f 90       	pop	r0
     4f0:	df 91       	pop	r29
     4f2:	cf 91       	pop	r28
     4f4:	08 95       	ret

000004f6 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     4f6:	cf 93       	push	r28
     4f8:	df 93       	push	r29
     4fa:	00 d0       	rcall	.+0      	; 0x4fc <mcp2515_bit_modify+0x6>
     4fc:	1f 92       	push	r1
     4fe:	cd b7       	in	r28, 0x3d	; 61
     500:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     502:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     504:	95 e0       	ldi	r25, 0x05	; 5
     506:	99 83       	std	Y+1, r25	; 0x01
     508:	8a 83       	std	Y+2, r24	; 0x02
     50a:	6b 83       	std	Y+3, r22	; 0x03
     50c:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     50e:	64 e0       	ldi	r22, 0x04	; 4
     510:	ce 01       	movw	r24, r28
     512:	01 96       	adiw	r24, 0x01	; 1
     514:	80 d1       	rcall	.+768    	; 0x816 <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     516:	2f 9a       	sbi	0x05, 7	; 5

}
     518:	0f 90       	pop	r0
     51a:	0f 90       	pop	r0
     51c:	0f 90       	pop	r0
     51e:	0f 90       	pop	r0
     520:	df 91       	pop	r29
     522:	cf 91       	pop	r28
     524:	08 95       	ret

00000526 <motor_dac_write>:
	else {
		motor_set_dir(1);
		motor_dac_write((slider_pos - 127) * 0.5);
		//printf(" %d \n \r \n\r", (slider_pos - 127) * 2);
	}
}
     526:	cf 93       	push	r28
     528:	df 93       	push	r29
     52a:	00 d0       	rcall	.+0      	; 0x52c <motor_dac_write+0x6>
     52c:	cd b7       	in	r28, 0x3d	; 61
     52e:	de b7       	in	r29, 0x3e	; 62
     530:	90 e5       	ldi	r25, 0x50	; 80
     532:	99 83       	std	Y+1, r25	; 0x01
     534:	1a 82       	std	Y+2, r1	; 0x02
     536:	8b 83       	std	Y+3, r24	; 0x03
     538:	64 e0       	ldi	r22, 0x04	; 4
     53a:	ce 01       	movw	r24, r28
     53c:	01 96       	adiw	r24, 0x01	; 1
     53e:	89 d1       	rcall	.+786    	; 0x852 <TWI_Start_Transceiver_With_Data>
     540:	0f 90       	pop	r0
     542:	0f 90       	pop	r0
     544:	0f 90       	pop	r0
     546:	df 91       	pop	r29
     548:	cf 91       	pop	r28
     54a:	08 95       	ret

0000054c <motor_init>:
     54c:	78 d1       	rcall	.+752    	; 0x83e <TWI_Master_Initialise>
     54e:	e1 e0       	ldi	r30, 0x01	; 1
     550:	f1 e0       	ldi	r31, 0x01	; 1
     552:	80 81       	ld	r24, Z
     554:	8a 67       	ori	r24, 0x7A	; 122
     556:	80 83       	st	Z, r24
     558:	e2 e0       	ldi	r30, 0x02	; 2
     55a:	f1 e0       	ldi	r31, 0x01	; 1
     55c:	80 81       	ld	r24, Z
     55e:	82 60       	ori	r24, 0x02	; 2
     560:	80 83       	st	Z, r24
     562:	80 81       	ld	r24, Z
     564:	80 61       	ori	r24, 0x10	; 16
     566:	80 83       	st	Z, r24
     568:	10 92 07 01 	sts	0x0107, r1
     56c:	80 e5       	ldi	r24, 0x50	; 80
     56e:	db cf       	rjmp	.-74     	; 0x526 <motor_dac_write>
     570:	08 95       	ret

00000572 <motor_set_dir>:
     572:	88 23       	and	r24, r24
     574:	69 f0       	breq	.+26     	; 0x590 <motor_set_dir+0x1e>
     576:	e2 e0       	ldi	r30, 0x02	; 2
     578:	f1 e0       	ldi	r31, 0x01	; 1
     57a:	80 81       	ld	r24, Z
     57c:	82 60       	ori	r24, 0x02	; 2
     57e:	80 83       	st	Z, r24
     580:	8d e8       	ldi	r24, 0x8D	; 141
     582:	92 e0       	ldi	r25, 0x02	; 2
     584:	9f 93       	push	r25
     586:	8f 93       	push	r24
     588:	68 d4       	rcall	.+2256   	; 0xe5a <printf>
     58a:	0f 90       	pop	r0
     58c:	0f 90       	pop	r0
     58e:	08 95       	ret
     590:	e2 e0       	ldi	r30, 0x02	; 2
     592:	f1 e0       	ldi	r31, 0x01	; 1
     594:	80 81       	ld	r24, Z
     596:	8d 7f       	andi	r24, 0xFD	; 253
     598:	80 83       	st	Z, r24
     59a:	86 e9       	ldi	r24, 0x96	; 150
     59c:	92 e0       	ldi	r25, 0x02	; 2
     59e:	9f 93       	push	r25
     5a0:	8f 93       	push	r24
     5a2:	5b d4       	rcall	.+2230   	; 0xe5a <printf>
     5a4:	0f 90       	pop	r0
     5a6:	0f 90       	pop	r0
     5a8:	08 95       	ret

000005aa <motor_read_encoder>:

int16_t motor_read_encoder(){
     5aa:	cf 93       	push	r28
     5ac:	df 93       	push	r29
     5ae:	00 d0       	rcall	.+0      	; 0x5b0 <motor_read_encoder+0x6>
     5b0:	1f 92       	push	r1
     5b2:	cd b7       	in	r28, 0x3d	; 61
     5b4:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_val;
	volatile uint8_t lsb;
	volatile uint8_t msb;
	
	PORTH &= ~(1 << PH5); //set !OE low. enable output
     5b6:	e2 e0       	ldi	r30, 0x02	; 2
     5b8:	f1 e0       	ldi	r31, 0x01	; 1
     5ba:	80 81       	ld	r24, Z
     5bc:	8f 7d       	andi	r24, 0xDF	; 223
     5be:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //set SEL low to get high byte
     5c0:	80 81       	ld	r24, Z
     5c2:	87 7f       	andi	r24, 0xF7	; 247
     5c4:	80 83       	st	Z, r24
     5c6:	87 e8       	ldi	r24, 0x87	; 135
     5c8:	93 e1       	ldi	r25, 0x13	; 19
     5ca:	01 97       	sbiw	r24, 0x01	; 1
     5cc:	f1 f7       	brne	.-4      	; 0x5ca <motor_read_encoder+0x20>
     5ce:	00 c0       	rjmp	.+0      	; 0x5d0 <motor_read_encoder+0x26>
     5d0:	00 00       	nop
	
	_delay_ms(20);
	
	msb = PINK; // read msb
     5d2:	80 91 06 01 	lds	r24, 0x0106
     5d6:	8c 83       	std	Y+4, r24	; 0x04
	//printf("msb  %d \n \r \n\r", msb);
	
	PORTH |= (1 << PH3); // set SEL high to get low byte
     5d8:	80 81       	ld	r24, Z
     5da:	88 60       	ori	r24, 0x08	; 8
     5dc:	80 83       	st	Z, r24
     5de:	87 e8       	ldi	r24, 0x87	; 135
     5e0:	93 e1       	ldi	r25, 0x13	; 19
     5e2:	01 97       	sbiw	r24, 0x01	; 1
     5e4:	f1 f7       	brne	.-4      	; 0x5e2 <motor_read_encoder+0x38>
     5e6:	00 c0       	rjmp	.+0      	; 0x5e8 <motor_read_encoder+0x3e>
     5e8:	00 00       	nop
	
	_delay_ms(20);
	
	lsb = PINK; // read lsb
     5ea:	80 91 06 01 	lds	r24, 0x0106
     5ee:	8b 83       	std	Y+3, r24	; 0x03
	//printf("lsb  %d \n \r \n\r", lsb);
	
	PORTH |= (1 << PH5); // Disable encoder read
     5f0:	80 81       	ld	r24, Z
     5f2:	80 62       	ori	r24, 0x20	; 32
     5f4:	80 83       	st	Z, r24
	
	encoder_val = ((msb<<8) | lsb); //process data
     5f6:	2c 81       	ldd	r18, Y+4	; 0x04
     5f8:	8b 81       	ldd	r24, Y+3	; 0x03
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	92 2b       	or	r25, r18
     5fe:	9a 83       	std	Y+2, r25	; 0x02
     600:	89 83       	std	Y+1, r24	; 0x01
	return encoder_val;
     602:	89 81       	ldd	r24, Y+1	; 0x01
     604:	9a 81       	ldd	r25, Y+2	; 0x02
}
     606:	0f 90       	pop	r0
     608:	0f 90       	pop	r0
     60a:	0f 90       	pop	r0
     60c:	0f 90       	pop	r0
     60e:	df 91       	pop	r29
     610:	cf 91       	pop	r28
     612:	08 95       	ret

00000614 <motor_reset_encoder>:

void motor_reset_encoder() {
	PORTH &= ~(1<<PH6);
     614:	e2 e0       	ldi	r30, 0x02	; 2
     616:	f1 e0       	ldi	r31, 0x01	; 1
     618:	80 81       	ld	r24, Z
     61a:	8f 7b       	andi	r24, 0xBF	; 191
     61c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     61e:	82 e4       	ldi	r24, 0x42	; 66
     620:	8a 95       	dec	r24
     622:	f1 f7       	brne	.-4      	; 0x620 <motor_reset_encoder+0xc>
     624:	00 c0       	rjmp	.+0      	; 0x626 <motor_reset_encoder+0x12>
	_delay_us(200);
	PORTH |= (1<<PH6);
     626:	80 81       	ld	r24, Z
     628:	80 64       	ori	r24, 0x40	; 64
     62a:	80 83       	st	Z, r24
     62c:	08 95       	ret

0000062e <motor_pid_controller>:
}

void motor_pid_controller(uint8_t reference){
     62e:	cf 92       	push	r12
     630:	df 92       	push	r13
     632:	ef 92       	push	r14
     634:	ff 92       	push	r15
     636:	0f 93       	push	r16
     638:	1f 93       	push	r17
     63a:	cf 93       	push	r28
     63c:	df 93       	push	r29
     63e:	c8 2f       	mov	r28, r24
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
	int var = 1;
	
	uint16_t encoder = motor_read_encoder();
     640:	b4 df       	rcall	.-152    	; 0x5aa <motor_read_encoder>
	double kd = 0.2;
	double ki = 0.8;
	uint16_t freq = 20;
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
     642:	c1 95       	neg	r28
	//double scalor = 255 / (encoder_max - encoder_min); 
	double scalor = 0.033031;
	double encoder_diff =(double) encoder - (double) encoder_min;
	var = (int) encoder_diff;
	double measured_val = encoder_diff * scalor;
	int error = reference - (int) measured_val;
     644:	d0 e0       	ldi	r29, 0x00	; 0
	
	uint16_t encoder = motor_read_encoder();
	//printf("enc  %d \n \r \n\r", encoder);
	//double scalor = 255 / (encoder_max - encoder_min); 
	double scalor = 0.033031;
	double encoder_diff =(double) encoder - (double) encoder_min;
     646:	bc 01       	movw	r22, r24
     648:	80 e0       	ldi	r24, 0x00	; 0
     64a:	90 e0       	ldi	r25, 0x00	; 0
     64c:	c5 d2       	rcall	.+1418   	; 0xbd8 <__floatunsisf>
     64e:	20 e0       	ldi	r18, 0x00	; 0
     650:	30 e0       	ldi	r19, 0x00	; 0
     652:	4c e8       	ldi	r20, 0x8C	; 140
     654:	53 e4       	ldi	r21, 0x43	; 67
     656:	c2 d1       	rcall	.+900    	; 0x9dc <__subsf3>
	var = (int) encoder_diff;
	double measured_val = encoder_diff * scalor;
     658:	24 e8       	ldi	r18, 0x84	; 132
     65a:	3b e4       	ldi	r19, 0x4B	; 75
     65c:	47 e0       	ldi	r20, 0x07	; 7
     65e:	5d e3       	ldi	r21, 0x3D	; 61
     660:	49 d3       	rcall	.+1682   	; 0xcf4 <__mulsf3>
	int error = reference - (int) measured_val;
     662:	89 d2       	rcall	.+1298   	; 0xb76 <__fixsfsi>
     664:	c6 1b       	sub	r28, r22
     666:	d7 0b       	sbc	r29, r23
	//printf("e  %d \n \r \n\r", error);
	//int error = reference - (encoder - encoder_min) * 255 / (encoder_max - encoder_min); 
	sum_error += error;
     668:	00 91 b2 02 	lds	r16, 0x02B2
     66c:	10 91 b3 02 	lds	r17, 0x02B3
     670:	0c 0f       	add	r16, r28
     672:	1d 1f       	adc	r17, r29
     674:	10 93 b3 02 	sts	0x02B3, r17
     678:	00 93 b2 02 	sts	0x02B2, r16
	int u = ( kp * error ) + ( ki * sum_error / freq ) + ( kd * (error - prev_error) * freq);
     67c:	be 01       	movw	r22, r28
     67e:	88 27       	eor	r24, r24
     680:	77 fd       	sbrc	r23, 7
     682:	80 95       	com	r24
     684:	98 2f       	mov	r25, r24
     686:	aa d2       	rcall	.+1364   	; 0xbdc <__floatsisf>
     688:	2a e9       	ldi	r18, 0x9A	; 154
     68a:	39 e9       	ldi	r19, 0x99	; 153
     68c:	49 e9       	ldi	r20, 0x99	; 153
     68e:	5f e3       	ldi	r21, 0x3F	; 63
     690:	31 d3       	rcall	.+1634   	; 0xcf4 <__mulsf3>
     692:	6b 01       	movw	r12, r22
     694:	7c 01       	movw	r14, r24
     696:	b8 01       	movw	r22, r16
     698:	88 27       	eor	r24, r24
     69a:	77 fd       	sbrc	r23, 7
     69c:	80 95       	com	r24
     69e:	98 2f       	mov	r25, r24
     6a0:	9d d2       	rcall	.+1338   	; 0xbdc <__floatsisf>
     6a2:	2d ec       	ldi	r18, 0xCD	; 205
     6a4:	3c ec       	ldi	r19, 0xCC	; 204
     6a6:	4c e4       	ldi	r20, 0x4C	; 76
     6a8:	5f e3       	ldi	r21, 0x3F	; 63
     6aa:	24 d3       	rcall	.+1608   	; 0xcf4 <__mulsf3>
     6ac:	20 e0       	ldi	r18, 0x00	; 0
     6ae:	30 e0       	ldi	r19, 0x00	; 0
     6b0:	40 ea       	ldi	r20, 0xA0	; 160
     6b2:	51 e4       	ldi	r21, 0x41	; 65
     6b4:	f8 d1       	rcall	.+1008   	; 0xaa6 <__divsf3>
     6b6:	9b 01       	movw	r18, r22
     6b8:	ac 01       	movw	r20, r24
     6ba:	c7 01       	movw	r24, r14
     6bc:	b6 01       	movw	r22, r12
     6be:	8f d1       	rcall	.+798    	; 0x9de <__addsf3>
     6c0:	6b 01       	movw	r12, r22
     6c2:	7c 01       	movw	r14, r24
     6c4:	80 91 b4 02 	lds	r24, 0x02B4
     6c8:	90 91 b5 02 	lds	r25, 0x02B5
     6cc:	be 01       	movw	r22, r28
     6ce:	68 1b       	sub	r22, r24
     6d0:	79 0b       	sbc	r23, r25
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	80 d2       	rcall	.+1280   	; 0xbd8 <__floatunsisf>
     6d8:	2d ec       	ldi	r18, 0xCD	; 205
     6da:	3c ec       	ldi	r19, 0xCC	; 204
     6dc:	4c e4       	ldi	r20, 0x4C	; 76
     6de:	5e e3       	ldi	r21, 0x3E	; 62
     6e0:	09 d3       	rcall	.+1554   	; 0xcf4 <__mulsf3>
     6e2:	20 e0       	ldi	r18, 0x00	; 0
     6e4:	30 e0       	ldi	r19, 0x00	; 0
     6e6:	40 ea       	ldi	r20, 0xA0	; 160
     6e8:	51 e4       	ldi	r21, 0x41	; 65
     6ea:	04 d3       	rcall	.+1544   	; 0xcf4 <__mulsf3>
     6ec:	9b 01       	movw	r18, r22
     6ee:	ac 01       	movw	r20, r24
     6f0:	c7 01       	movw	r24, r14
     6f2:	b6 01       	movw	r22, r12
     6f4:	74 d1       	rcall	.+744    	; 0x9de <__addsf3>
     6f6:	3f d2       	rcall	.+1150   	; 0xb76 <__fixsfsi>
     6f8:	6b 01       	movw	r12, r22
     6fa:	7c 01       	movw	r14, r24
     6fc:	8b 01       	movw	r16, r22
	prev_error = error;
     6fe:	d0 93 b5 02 	sts	0x02B5, r29
     702:	c0 93 b4 02 	sts	0x02B4, r28
	if (u > 0){motor_set_dir(0);}
     706:	16 16       	cp	r1, r22
     708:	17 06       	cpc	r1, r23
     70a:	1c f4       	brge	.+6      	; 0x712 <motor_pid_controller+0xe4>
     70c:	80 e0       	ldi	r24, 0x00	; 0
     70e:	31 df       	rcall	.-414    	; 0x572 <motor_set_dir>
     710:	06 c0       	rjmp	.+12     	; 0x71e <motor_pid_controller+0xf0>
	else {
		motor_set_dir(1);
     712:	81 e0       	ldi	r24, 0x01	; 1
     714:	2e df       	rcall	.-420    	; 0x572 <motor_set_dir>
		u = -u;
     716:	00 27       	eor	r16, r16
     718:	11 27       	eor	r17, r17
     71a:	0c 19       	sub	r16, r12
     71c:	1d 09       	sbc	r17, r13
     71e:	e8 01       	movw	r28, r16
     720:	05 36       	cpi	r16, 0x65	; 101
     722:	11 05       	cpc	r17, r1
     724:	14 f0       	brlt	.+4      	; 0x72a <motor_pid_controller+0xfc>
     726:	c4 e6       	ldi	r28, 0x64	; 100
     728:	d0 e0       	ldi	r29, 0x00	; 0
	}
	if ( 100 < u ){ u = 100; };
	//if ( u < 15 ){ u = 0; };
	motor_dac_write(u);
     72a:	8c 2f       	mov	r24, r28
     72c:	fc de       	rcall	.-520    	; 0x526 <motor_dac_write>
	printf("u  %d ", u);
     72e:	df 93       	push	r29
     730:	cf 93       	push	r28
     732:	8b ea       	ldi	r24, 0xAB	; 171
     734:	92 e0       	ldi	r25, 0x02	; 2
     736:	9f 93       	push	r25
     738:	8f 93       	push	r24
     73a:	8f d3       	rcall	.+1822   	; 0xe5a <printf>
     73c:	0f 90       	pop	r0
     73e:	0f 90       	pop	r0
     740:	0f 90       	pop	r0
     742:	0f 90       	pop	r0
     744:	df 91       	pop	r29
     746:	cf 91       	pop	r28
     748:	1f 91       	pop	r17
     74a:	0f 91       	pop	r16
     74c:	ff 90       	pop	r15
     74e:	ef 90       	pop	r14
     750:	df 90       	pop	r13
     752:	cf 90       	pop	r12
     754:	08 95       	ret

00000756 <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     756:	e1 e8       	ldi	r30, 0x81	; 129
     758:	f0 e0       	ldi	r31, 0x00	; 0
     75a:	80 81       	ld	r24, Z
     75c:	82 60       	ori	r24, 0x02	; 2
     75e:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     760:	80 81       	ld	r24, Z
     762:	8b 7f       	andi	r24, 0xFB	; 251
     764:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     766:	80 81       	ld	r24, Z
     768:	8e 7f       	andi	r24, 0xFE	; 254
     76a:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     76c:	80 e4       	ldi	r24, 0x40	; 64
     76e:	9c e9       	ldi	r25, 0x9C	; 156
     770:	90 93 87 00 	sts	0x0087, r25
     774:	80 93 86 00 	sts	0x0086, r24
     778:	08 95       	ret

0000077a <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     77a:	e1 e8       	ldi	r30, 0x81	; 129
     77c:	f0 e0       	ldi	r31, 0x00	; 0
     77e:	80 81       	ld	r24, Z
     780:	80 61       	ori	r24, 0x10	; 16
     782:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     784:	80 81       	ld	r24, Z
     786:	88 60       	ori	r24, 0x08	; 8
     788:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     78a:	e0 e8       	ldi	r30, 0x80	; 128
     78c:	f0 e0       	ldi	r31, 0x00	; 0
     78e:	80 81       	ld	r24, Z
     790:	82 60       	ori	r24, 0x02	; 2
     792:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     794:	80 81       	ld	r24, Z
     796:	8e 7f       	andi	r24, 0xFE	; 254
     798:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     79a:	80 81       	ld	r24, Z
     79c:	80 68       	ori	r24, 0x80	; 128
     79e:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     7a0:	80 81       	ld	r24, Z
     7a2:	8f 7b       	andi	r24, 0xBF	; 191
     7a4:	80 83       	st	Z, r24
	pwm_set_signal_period();
     7a6:	d7 df       	rcall	.-82     	; 0x756 <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     7a8:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     7aa:	88 eb       	ldi	r24, 0xB8	; 184
     7ac:	9b e0       	ldi	r25, 0x0B	; 11
     7ae:	90 93 89 00 	sts	0x0089, r25
     7b2:	80 93 88 00 	sts	0x0088, r24
     7b6:	08 95       	ret

000007b8 <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     7b8:	84 b1       	in	r24, 0x04	; 4
     7ba:	87 68       	ori	r24, 0x87	; 135
     7bc:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     7be:	85 b1       	in	r24, 0x05	; 5
     7c0:	81 68       	ori	r24, 0x81	; 129
     7c2:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     7c4:	81 e5       	ldi	r24, 0x51	; 81
     7c6:	8c bd       	out	0x2c, r24	; 44
     7c8:	08 95       	ret

000007ca <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     7ca:	cf 93       	push	r28
     7cc:	df 93       	push	r29
     7ce:	cd b7       	in	r28, 0x3d	; 61
     7d0:	de b7       	in	r29, 0x3e	; 62
     7d2:	2a 97       	sbiw	r28, 0x0a	; 10
     7d4:	0f b6       	in	r0, 0x3f	; 63
     7d6:	f8 94       	cli
     7d8:	de bf       	out	0x3e, r29	; 62
     7da:	0f be       	out	0x3f, r0	; 63
     7dc:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     7de:	66 23       	and	r22, r22
     7e0:	89 f0       	breq	.+34     	; 0x804 <spi_read+0x3a>
     7e2:	fe 01       	movw	r30, r28
     7e4:	31 96       	adiw	r30, 0x01	; 1
     7e6:	a8 2f       	mov	r26, r24
     7e8:	b9 2f       	mov	r27, r25
     7ea:	cf 01       	movw	r24, r30
     7ec:	86 0f       	add	r24, r22
     7ee:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     7f0:	21 91       	ld	r18, Z+
     7f2:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     7f4:	0d b4       	in	r0, 0x2d	; 45
     7f6:	07 fe       	sbrs	r0, 7
     7f8:	fd cf       	rjmp	.-6      	; 0x7f4 <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     7fa:	2e b5       	in	r18, 0x2e	; 46
     7fc:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     7fe:	e8 17       	cp	r30, r24
     800:	f9 07       	cpc	r31, r25
     802:	b1 f7       	brne	.-20     	; 0x7f0 <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     804:	2a 96       	adiw	r28, 0x0a	; 10
     806:	0f b6       	in	r0, 0x3f	; 63
     808:	f8 94       	cli
     80a:	de bf       	out	0x3e, r29	; 62
     80c:	0f be       	out	0x3f, r0	; 63
     80e:	cd bf       	out	0x3d, r28	; 61
     810:	df 91       	pop	r29
     812:	cf 91       	pop	r28
     814:	08 95       	ret

00000816 <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     816:	26 2f       	mov	r18, r22
     818:	30 e0       	ldi	r19, 0x00	; 0
     81a:	12 16       	cp	r1, r18
     81c:	13 06       	cpc	r1, r19
     81e:	74 f4       	brge	.+28     	; 0x83c <spi_write+0x26>
     820:	e8 2f       	mov	r30, r24
     822:	f9 2f       	mov	r31, r25
     824:	80 e0       	ldi	r24, 0x00	; 0
     826:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     828:	41 91       	ld	r20, Z+
     82a:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     82c:	0d b4       	in	r0, 0x2d	; 45
     82e:	07 fe       	sbrs	r0, 7
     830:	fd cf       	rjmp	.-6      	; 0x82c <spi_write+0x16>
		dummy_data[i] = SPDR;
     832:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     834:	01 96       	adiw	r24, 0x01	; 1
     836:	82 17       	cp	r24, r18
     838:	93 07       	cpc	r25, r19
     83a:	b4 f3       	brlt	.-20     	; 0x828 <spi_write+0x12>
     83c:	08 95       	ret

0000083e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     83e:	8c e0       	ldi	r24, 0x0C	; 12
     840:	80 93 b8 00 	sts	0x00B8, r24
     844:	8f ef       	ldi	r24, 0xFF	; 255
     846:	80 93 bb 00 	sts	0x00BB, r24
     84a:	84 e0       	ldi	r24, 0x04	; 4
     84c:	80 93 bc 00 	sts	0x00BC, r24
     850:	08 95       	ret

00000852 <TWI_Start_Transceiver_With_Data>:
     852:	ec eb       	ldi	r30, 0xBC	; 188
     854:	f0 e0       	ldi	r31, 0x00	; 0
     856:	20 81       	ld	r18, Z
     858:	20 fd       	sbrc	r18, 0
     85a:	fd cf       	rjmp	.-6      	; 0x856 <TWI_Start_Transceiver_With_Data+0x4>
     85c:	60 93 b8 02 	sts	0x02B8, r22
     860:	fc 01       	movw	r30, r24
     862:	20 81       	ld	r18, Z
     864:	20 93 b9 02 	sts	0x02B9, r18
     868:	20 fd       	sbrc	r18, 0
     86a:	0c c0       	rjmp	.+24     	; 0x884 <TWI_Start_Transceiver_With_Data+0x32>
     86c:	62 30       	cpi	r22, 0x02	; 2
     86e:	50 f0       	brcs	.+20     	; 0x884 <TWI_Start_Transceiver_With_Data+0x32>
     870:	dc 01       	movw	r26, r24
     872:	11 96       	adiw	r26, 0x01	; 1
     874:	ea eb       	ldi	r30, 0xBA	; 186
     876:	f2 e0       	ldi	r31, 0x02	; 2
     878:	81 e0       	ldi	r24, 0x01	; 1
     87a:	9d 91       	ld	r25, X+
     87c:	91 93       	st	Z+, r25
     87e:	8f 5f       	subi	r24, 0xFF	; 255
     880:	86 13       	cpse	r24, r22
     882:	fb cf       	rjmp	.-10     	; 0x87a <TWI_Start_Transceiver_With_Data+0x28>
     884:	10 92 b7 02 	sts	0x02B7, r1
     888:	88 ef       	ldi	r24, 0xF8	; 248
     88a:	80 93 06 02 	sts	0x0206, r24
     88e:	85 ea       	ldi	r24, 0xA5	; 165
     890:	80 93 bc 00 	sts	0x00BC, r24
     894:	08 95       	ret

00000896 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     896:	1f 92       	push	r1
     898:	0f 92       	push	r0
     89a:	0f b6       	in	r0, 0x3f	; 63
     89c:	0f 92       	push	r0
     89e:	11 24       	eor	r1, r1
     8a0:	0b b6       	in	r0, 0x3b	; 59
     8a2:	0f 92       	push	r0
     8a4:	2f 93       	push	r18
     8a6:	3f 93       	push	r19
     8a8:	8f 93       	push	r24
     8aa:	9f 93       	push	r25
     8ac:	af 93       	push	r26
     8ae:	bf 93       	push	r27
     8b0:	ef 93       	push	r30
     8b2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     8b4:	80 91 b9 00 	lds	r24, 0x00B9
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	fc 01       	movw	r30, r24
     8bc:	38 97       	sbiw	r30, 0x08	; 8
     8be:	e1 35       	cpi	r30, 0x51	; 81
     8c0:	f1 05       	cpc	r31, r1
     8c2:	08 f0       	brcs	.+2      	; 0x8c6 <__vector_39+0x30>
     8c4:	55 c0       	rjmp	.+170    	; 0x970 <__vector_39+0xda>
     8c6:	ee 58       	subi	r30, 0x8E	; 142
     8c8:	ff 4f       	sbci	r31, 0xFF	; 255
     8ca:	77 c2       	rjmp	.+1262   	; 0xdba <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     8cc:	10 92 b6 02 	sts	0x02B6, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     8d0:	e0 91 b6 02 	lds	r30, 0x02B6
     8d4:	80 91 b8 02 	lds	r24, 0x02B8
     8d8:	e8 17       	cp	r30, r24
     8da:	70 f4       	brcc	.+28     	; 0x8f8 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     8dc:	81 e0       	ldi	r24, 0x01	; 1
     8de:	8e 0f       	add	r24, r30
     8e0:	80 93 b6 02 	sts	0x02B6, r24
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	e7 54       	subi	r30, 0x47	; 71
     8e8:	fd 4f       	sbci	r31, 0xFD	; 253
     8ea:	80 81       	ld	r24, Z
     8ec:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8f0:	85 e8       	ldi	r24, 0x85	; 133
     8f2:	80 93 bc 00 	sts	0x00BC, r24
     8f6:	43 c0       	rjmp	.+134    	; 0x97e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8f8:	80 91 b7 02 	lds	r24, 0x02B7
     8fc:	81 60       	ori	r24, 0x01	; 1
     8fe:	80 93 b7 02 	sts	0x02B7, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     902:	84 e9       	ldi	r24, 0x94	; 148
     904:	80 93 bc 00 	sts	0x00BC, r24
     908:	3a c0       	rjmp	.+116    	; 0x97e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     90a:	e0 91 b6 02 	lds	r30, 0x02B6
     90e:	81 e0       	ldi	r24, 0x01	; 1
     910:	8e 0f       	add	r24, r30
     912:	80 93 b6 02 	sts	0x02B6, r24
     916:	80 91 bb 00 	lds	r24, 0x00BB
     91a:	f0 e0       	ldi	r31, 0x00	; 0
     91c:	e7 54       	subi	r30, 0x47	; 71
     91e:	fd 4f       	sbci	r31, 0xFD	; 253
     920:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     922:	20 91 b6 02 	lds	r18, 0x02B6
     926:	30 e0       	ldi	r19, 0x00	; 0
     928:	80 91 b8 02 	lds	r24, 0x02B8
     92c:	90 e0       	ldi	r25, 0x00	; 0
     92e:	01 97       	sbiw	r24, 0x01	; 1
     930:	28 17       	cp	r18, r24
     932:	39 07       	cpc	r19, r25
     934:	24 f4       	brge	.+8      	; 0x93e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     936:	85 ec       	ldi	r24, 0xC5	; 197
     938:	80 93 bc 00 	sts	0x00BC, r24
     93c:	20 c0       	rjmp	.+64     	; 0x97e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     93e:	85 e8       	ldi	r24, 0x85	; 133
     940:	80 93 bc 00 	sts	0x00BC, r24
     944:	1c c0       	rjmp	.+56     	; 0x97e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     946:	80 91 bb 00 	lds	r24, 0x00BB
     94a:	e0 91 b6 02 	lds	r30, 0x02B6
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	e7 54       	subi	r30, 0x47	; 71
     952:	fd 4f       	sbci	r31, 0xFD	; 253
     954:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     956:	80 91 b7 02 	lds	r24, 0x02B7
     95a:	81 60       	ori	r24, 0x01	; 1
     95c:	80 93 b7 02 	sts	0x02B7, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     960:	84 e9       	ldi	r24, 0x94	; 148
     962:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     966:	0b c0       	rjmp	.+22     	; 0x97e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     968:	85 ea       	ldi	r24, 0xA5	; 165
     96a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     96e:	07 c0       	rjmp	.+14     	; 0x97e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     970:	80 91 b9 00 	lds	r24, 0x00B9
     974:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     978:	84 e0       	ldi	r24, 0x04	; 4
     97a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     97e:	ff 91       	pop	r31
     980:	ef 91       	pop	r30
     982:	bf 91       	pop	r27
     984:	af 91       	pop	r26
     986:	9f 91       	pop	r25
     988:	8f 91       	pop	r24
     98a:	3f 91       	pop	r19
     98c:	2f 91       	pop	r18
     98e:	0f 90       	pop	r0
     990:	0b be       	out	0x3b, r0	; 59
     992:	0f 90       	pop	r0
     994:	0f be       	out	0x3f, r0	; 63
     996:	0f 90       	pop	r0
     998:	1f 90       	pop	r1
     99a:	18 95       	reti

0000099c <USART_Transmit>:
     99c:	e0 ec       	ldi	r30, 0xC0	; 192
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	90 81       	ld	r25, Z
     9a2:	95 ff       	sbrs	r25, 5
     9a4:	fd cf       	rjmp	.-6      	; 0x9a0 <USART_Transmit+0x4>
     9a6:	80 93 c6 00 	sts	0x00C6, r24
     9aa:	08 95       	ret

000009ac <USART_Receive>:
     9ac:	e0 ec       	ldi	r30, 0xC0	; 192
     9ae:	f0 e0       	ldi	r31, 0x00	; 0
     9b0:	80 81       	ld	r24, Z
     9b2:	88 23       	and	r24, r24
     9b4:	ec f3       	brlt	.-6      	; 0x9b0 <USART_Receive+0x4>
     9b6:	80 91 c6 00 	lds	r24, 0x00C6
     9ba:	08 95       	ret

000009bc <USART_Init>:
     9bc:	90 93 c5 00 	sts	0x00C5, r25
     9c0:	80 93 c4 00 	sts	0x00C4, r24
     9c4:	88 e1       	ldi	r24, 0x18	; 24
     9c6:	80 93 c1 00 	sts	0x00C1, r24
     9ca:	8e e0       	ldi	r24, 0x0E	; 14
     9cc:	80 93 c2 00 	sts	0x00C2, r24
     9d0:	66 ed       	ldi	r22, 0xD6	; 214
     9d2:	74 e0       	ldi	r23, 0x04	; 4
     9d4:	8e ec       	ldi	r24, 0xCE	; 206
     9d6:	94 e0       	ldi	r25, 0x04	; 4
     9d8:	f6 c1       	rjmp	.+1004   	; 0xdc6 <fdevopen>
     9da:	08 95       	ret

000009dc <__subsf3>:
     9dc:	50 58       	subi	r21, 0x80	; 128

000009de <__addsf3>:
     9de:	bb 27       	eor	r27, r27
     9e0:	aa 27       	eor	r26, r26
     9e2:	0e d0       	rcall	.+28     	; 0xa00 <__addsf3x>
     9e4:	4d c1       	rjmp	.+666    	; 0xc80 <__fp_round>
     9e6:	3e d1       	rcall	.+636    	; 0xc64 <__fp_pscA>
     9e8:	30 f0       	brcs	.+12     	; 0x9f6 <__addsf3+0x18>
     9ea:	43 d1       	rcall	.+646    	; 0xc72 <__fp_pscB>
     9ec:	20 f0       	brcs	.+8      	; 0x9f6 <__addsf3+0x18>
     9ee:	31 f4       	brne	.+12     	; 0x9fc <__addsf3+0x1e>
     9f0:	9f 3f       	cpi	r25, 0xFF	; 255
     9f2:	11 f4       	brne	.+4      	; 0x9f8 <__addsf3+0x1a>
     9f4:	1e f4       	brtc	.+6      	; 0x9fc <__addsf3+0x1e>
     9f6:	33 c1       	rjmp	.+614    	; 0xc5e <__fp_nan>
     9f8:	0e f4       	brtc	.+2      	; 0x9fc <__addsf3+0x1e>
     9fa:	e0 95       	com	r30
     9fc:	e7 fb       	bst	r30, 7
     9fe:	29 c1       	rjmp	.+594    	; 0xc52 <__fp_inf>

00000a00 <__addsf3x>:
     a00:	e9 2f       	mov	r30, r25
     a02:	4f d1       	rcall	.+670    	; 0xca2 <__fp_split3>
     a04:	80 f3       	brcs	.-32     	; 0x9e6 <__addsf3+0x8>
     a06:	ba 17       	cp	r27, r26
     a08:	62 07       	cpc	r22, r18
     a0a:	73 07       	cpc	r23, r19
     a0c:	84 07       	cpc	r24, r20
     a0e:	95 07       	cpc	r25, r21
     a10:	18 f0       	brcs	.+6      	; 0xa18 <__addsf3x+0x18>
     a12:	71 f4       	brne	.+28     	; 0xa30 <__addsf3x+0x30>
     a14:	9e f5       	brtc	.+102    	; 0xa7c <__addsf3x+0x7c>
     a16:	67 c1       	rjmp	.+718    	; 0xce6 <__fp_zero>
     a18:	0e f4       	brtc	.+2      	; 0xa1c <__addsf3x+0x1c>
     a1a:	e0 95       	com	r30
     a1c:	0b 2e       	mov	r0, r27
     a1e:	ba 2f       	mov	r27, r26
     a20:	a0 2d       	mov	r26, r0
     a22:	0b 01       	movw	r0, r22
     a24:	b9 01       	movw	r22, r18
     a26:	90 01       	movw	r18, r0
     a28:	0c 01       	movw	r0, r24
     a2a:	ca 01       	movw	r24, r20
     a2c:	a0 01       	movw	r20, r0
     a2e:	11 24       	eor	r1, r1
     a30:	ff 27       	eor	r31, r31
     a32:	59 1b       	sub	r21, r25
     a34:	99 f0       	breq	.+38     	; 0xa5c <__addsf3x+0x5c>
     a36:	59 3f       	cpi	r21, 0xF9	; 249
     a38:	50 f4       	brcc	.+20     	; 0xa4e <__addsf3x+0x4e>
     a3a:	50 3e       	cpi	r21, 0xE0	; 224
     a3c:	68 f1       	brcs	.+90     	; 0xa98 <__addsf3x+0x98>
     a3e:	1a 16       	cp	r1, r26
     a40:	f0 40       	sbci	r31, 0x00	; 0
     a42:	a2 2f       	mov	r26, r18
     a44:	23 2f       	mov	r18, r19
     a46:	34 2f       	mov	r19, r20
     a48:	44 27       	eor	r20, r20
     a4a:	58 5f       	subi	r21, 0xF8	; 248
     a4c:	f3 cf       	rjmp	.-26     	; 0xa34 <__addsf3x+0x34>
     a4e:	46 95       	lsr	r20
     a50:	37 95       	ror	r19
     a52:	27 95       	ror	r18
     a54:	a7 95       	ror	r26
     a56:	f0 40       	sbci	r31, 0x00	; 0
     a58:	53 95       	inc	r21
     a5a:	c9 f7       	brne	.-14     	; 0xa4e <__addsf3x+0x4e>
     a5c:	7e f4       	brtc	.+30     	; 0xa7c <__addsf3x+0x7c>
     a5e:	1f 16       	cp	r1, r31
     a60:	ba 0b       	sbc	r27, r26
     a62:	62 0b       	sbc	r22, r18
     a64:	73 0b       	sbc	r23, r19
     a66:	84 0b       	sbc	r24, r20
     a68:	ba f0       	brmi	.+46     	; 0xa98 <__addsf3x+0x98>
     a6a:	91 50       	subi	r25, 0x01	; 1
     a6c:	a1 f0       	breq	.+40     	; 0xa96 <__addsf3x+0x96>
     a6e:	ff 0f       	add	r31, r31
     a70:	bb 1f       	adc	r27, r27
     a72:	66 1f       	adc	r22, r22
     a74:	77 1f       	adc	r23, r23
     a76:	88 1f       	adc	r24, r24
     a78:	c2 f7       	brpl	.-16     	; 0xa6a <__addsf3x+0x6a>
     a7a:	0e c0       	rjmp	.+28     	; 0xa98 <__addsf3x+0x98>
     a7c:	ba 0f       	add	r27, r26
     a7e:	62 1f       	adc	r22, r18
     a80:	73 1f       	adc	r23, r19
     a82:	84 1f       	adc	r24, r20
     a84:	48 f4       	brcc	.+18     	; 0xa98 <__addsf3x+0x98>
     a86:	87 95       	ror	r24
     a88:	77 95       	ror	r23
     a8a:	67 95       	ror	r22
     a8c:	b7 95       	ror	r27
     a8e:	f7 95       	ror	r31
     a90:	9e 3f       	cpi	r25, 0xFE	; 254
     a92:	08 f0       	brcs	.+2      	; 0xa96 <__addsf3x+0x96>
     a94:	b3 cf       	rjmp	.-154    	; 0x9fc <__addsf3+0x1e>
     a96:	93 95       	inc	r25
     a98:	88 0f       	add	r24, r24
     a9a:	08 f0       	brcs	.+2      	; 0xa9e <__addsf3x+0x9e>
     a9c:	99 27       	eor	r25, r25
     a9e:	ee 0f       	add	r30, r30
     aa0:	97 95       	ror	r25
     aa2:	87 95       	ror	r24
     aa4:	08 95       	ret

00000aa6 <__divsf3>:
     aa6:	0c d0       	rcall	.+24     	; 0xac0 <__divsf3x>
     aa8:	eb c0       	rjmp	.+470    	; 0xc80 <__fp_round>
     aaa:	e3 d0       	rcall	.+454    	; 0xc72 <__fp_pscB>
     aac:	40 f0       	brcs	.+16     	; 0xabe <__divsf3+0x18>
     aae:	da d0       	rcall	.+436    	; 0xc64 <__fp_pscA>
     ab0:	30 f0       	brcs	.+12     	; 0xabe <__divsf3+0x18>
     ab2:	21 f4       	brne	.+8      	; 0xabc <__divsf3+0x16>
     ab4:	5f 3f       	cpi	r21, 0xFF	; 255
     ab6:	19 f0       	breq	.+6      	; 0xabe <__divsf3+0x18>
     ab8:	cc c0       	rjmp	.+408    	; 0xc52 <__fp_inf>
     aba:	51 11       	cpse	r21, r1
     abc:	15 c1       	rjmp	.+554    	; 0xce8 <__fp_szero>
     abe:	cf c0       	rjmp	.+414    	; 0xc5e <__fp_nan>

00000ac0 <__divsf3x>:
     ac0:	f0 d0       	rcall	.+480    	; 0xca2 <__fp_split3>
     ac2:	98 f3       	brcs	.-26     	; 0xaaa <__divsf3+0x4>

00000ac4 <__divsf3_pse>:
     ac4:	99 23       	and	r25, r25
     ac6:	c9 f3       	breq	.-14     	; 0xaba <__divsf3+0x14>
     ac8:	55 23       	and	r21, r21
     aca:	b1 f3       	breq	.-20     	; 0xab8 <__divsf3+0x12>
     acc:	95 1b       	sub	r25, r21
     ace:	55 0b       	sbc	r21, r21
     ad0:	bb 27       	eor	r27, r27
     ad2:	aa 27       	eor	r26, r26
     ad4:	62 17       	cp	r22, r18
     ad6:	73 07       	cpc	r23, r19
     ad8:	84 07       	cpc	r24, r20
     ada:	38 f0       	brcs	.+14     	; 0xaea <__divsf3_pse+0x26>
     adc:	9f 5f       	subi	r25, 0xFF	; 255
     ade:	5f 4f       	sbci	r21, 0xFF	; 255
     ae0:	22 0f       	add	r18, r18
     ae2:	33 1f       	adc	r19, r19
     ae4:	44 1f       	adc	r20, r20
     ae6:	aa 1f       	adc	r26, r26
     ae8:	a9 f3       	breq	.-22     	; 0xad4 <__divsf3_pse+0x10>
     aea:	33 d0       	rcall	.+102    	; 0xb52 <__divsf3_pse+0x8e>
     aec:	0e 2e       	mov	r0, r30
     aee:	3a f0       	brmi	.+14     	; 0xafe <__divsf3_pse+0x3a>
     af0:	e0 e8       	ldi	r30, 0x80	; 128
     af2:	30 d0       	rcall	.+96     	; 0xb54 <__divsf3_pse+0x90>
     af4:	91 50       	subi	r25, 0x01	; 1
     af6:	50 40       	sbci	r21, 0x00	; 0
     af8:	e6 95       	lsr	r30
     afa:	00 1c       	adc	r0, r0
     afc:	ca f7       	brpl	.-14     	; 0xaf0 <__divsf3_pse+0x2c>
     afe:	29 d0       	rcall	.+82     	; 0xb52 <__divsf3_pse+0x8e>
     b00:	fe 2f       	mov	r31, r30
     b02:	27 d0       	rcall	.+78     	; 0xb52 <__divsf3_pse+0x8e>
     b04:	66 0f       	add	r22, r22
     b06:	77 1f       	adc	r23, r23
     b08:	88 1f       	adc	r24, r24
     b0a:	bb 1f       	adc	r27, r27
     b0c:	26 17       	cp	r18, r22
     b0e:	37 07       	cpc	r19, r23
     b10:	48 07       	cpc	r20, r24
     b12:	ab 07       	cpc	r26, r27
     b14:	b0 e8       	ldi	r27, 0x80	; 128
     b16:	09 f0       	breq	.+2      	; 0xb1a <__divsf3_pse+0x56>
     b18:	bb 0b       	sbc	r27, r27
     b1a:	80 2d       	mov	r24, r0
     b1c:	bf 01       	movw	r22, r30
     b1e:	ff 27       	eor	r31, r31
     b20:	93 58       	subi	r25, 0x83	; 131
     b22:	5f 4f       	sbci	r21, 0xFF	; 255
     b24:	2a f0       	brmi	.+10     	; 0xb30 <__divsf3_pse+0x6c>
     b26:	9e 3f       	cpi	r25, 0xFE	; 254
     b28:	51 05       	cpc	r21, r1
     b2a:	68 f0       	brcs	.+26     	; 0xb46 <__divsf3_pse+0x82>
     b2c:	92 c0       	rjmp	.+292    	; 0xc52 <__fp_inf>
     b2e:	dc c0       	rjmp	.+440    	; 0xce8 <__fp_szero>
     b30:	5f 3f       	cpi	r21, 0xFF	; 255
     b32:	ec f3       	brlt	.-6      	; 0xb2e <__divsf3_pse+0x6a>
     b34:	98 3e       	cpi	r25, 0xE8	; 232
     b36:	dc f3       	brlt	.-10     	; 0xb2e <__divsf3_pse+0x6a>
     b38:	86 95       	lsr	r24
     b3a:	77 95       	ror	r23
     b3c:	67 95       	ror	r22
     b3e:	b7 95       	ror	r27
     b40:	f7 95       	ror	r31
     b42:	9f 5f       	subi	r25, 0xFF	; 255
     b44:	c9 f7       	brne	.-14     	; 0xb38 <__divsf3_pse+0x74>
     b46:	88 0f       	add	r24, r24
     b48:	91 1d       	adc	r25, r1
     b4a:	96 95       	lsr	r25
     b4c:	87 95       	ror	r24
     b4e:	97 f9       	bld	r25, 7
     b50:	08 95       	ret
     b52:	e1 e0       	ldi	r30, 0x01	; 1
     b54:	66 0f       	add	r22, r22
     b56:	77 1f       	adc	r23, r23
     b58:	88 1f       	adc	r24, r24
     b5a:	bb 1f       	adc	r27, r27
     b5c:	62 17       	cp	r22, r18
     b5e:	73 07       	cpc	r23, r19
     b60:	84 07       	cpc	r24, r20
     b62:	ba 07       	cpc	r27, r26
     b64:	20 f0       	brcs	.+8      	; 0xb6e <__divsf3_pse+0xaa>
     b66:	62 1b       	sub	r22, r18
     b68:	73 0b       	sbc	r23, r19
     b6a:	84 0b       	sbc	r24, r20
     b6c:	ba 0b       	sbc	r27, r26
     b6e:	ee 1f       	adc	r30, r30
     b70:	88 f7       	brcc	.-30     	; 0xb54 <__divsf3_pse+0x90>
     b72:	e0 95       	com	r30
     b74:	08 95       	ret

00000b76 <__fixsfsi>:
     b76:	04 d0       	rcall	.+8      	; 0xb80 <__fixunssfsi>
     b78:	68 94       	set
     b7a:	b1 11       	cpse	r27, r1
     b7c:	b5 c0       	rjmp	.+362    	; 0xce8 <__fp_szero>
     b7e:	08 95       	ret

00000b80 <__fixunssfsi>:
     b80:	98 d0       	rcall	.+304    	; 0xcb2 <__fp_splitA>
     b82:	88 f0       	brcs	.+34     	; 0xba6 <__fixunssfsi+0x26>
     b84:	9f 57       	subi	r25, 0x7F	; 127
     b86:	90 f0       	brcs	.+36     	; 0xbac <__fixunssfsi+0x2c>
     b88:	b9 2f       	mov	r27, r25
     b8a:	99 27       	eor	r25, r25
     b8c:	b7 51       	subi	r27, 0x17	; 23
     b8e:	a0 f0       	brcs	.+40     	; 0xbb8 <__fixunssfsi+0x38>
     b90:	d1 f0       	breq	.+52     	; 0xbc6 <__fixunssfsi+0x46>
     b92:	66 0f       	add	r22, r22
     b94:	77 1f       	adc	r23, r23
     b96:	88 1f       	adc	r24, r24
     b98:	99 1f       	adc	r25, r25
     b9a:	1a f0       	brmi	.+6      	; 0xba2 <__fixunssfsi+0x22>
     b9c:	ba 95       	dec	r27
     b9e:	c9 f7       	brne	.-14     	; 0xb92 <__fixunssfsi+0x12>
     ba0:	12 c0       	rjmp	.+36     	; 0xbc6 <__fixunssfsi+0x46>
     ba2:	b1 30       	cpi	r27, 0x01	; 1
     ba4:	81 f0       	breq	.+32     	; 0xbc6 <__fixunssfsi+0x46>
     ba6:	9f d0       	rcall	.+318    	; 0xce6 <__fp_zero>
     ba8:	b1 e0       	ldi	r27, 0x01	; 1
     baa:	08 95       	ret
     bac:	9c c0       	rjmp	.+312    	; 0xce6 <__fp_zero>
     bae:	67 2f       	mov	r22, r23
     bb0:	78 2f       	mov	r23, r24
     bb2:	88 27       	eor	r24, r24
     bb4:	b8 5f       	subi	r27, 0xF8	; 248
     bb6:	39 f0       	breq	.+14     	; 0xbc6 <__fixunssfsi+0x46>
     bb8:	b9 3f       	cpi	r27, 0xF9	; 249
     bba:	cc f3       	brlt	.-14     	; 0xbae <__fixunssfsi+0x2e>
     bbc:	86 95       	lsr	r24
     bbe:	77 95       	ror	r23
     bc0:	67 95       	ror	r22
     bc2:	b3 95       	inc	r27
     bc4:	d9 f7       	brne	.-10     	; 0xbbc <__fixunssfsi+0x3c>
     bc6:	3e f4       	brtc	.+14     	; 0xbd6 <__fixunssfsi+0x56>
     bc8:	90 95       	com	r25
     bca:	80 95       	com	r24
     bcc:	70 95       	com	r23
     bce:	61 95       	neg	r22
     bd0:	7f 4f       	sbci	r23, 0xFF	; 255
     bd2:	8f 4f       	sbci	r24, 0xFF	; 255
     bd4:	9f 4f       	sbci	r25, 0xFF	; 255
     bd6:	08 95       	ret

00000bd8 <__floatunsisf>:
     bd8:	e8 94       	clt
     bda:	09 c0       	rjmp	.+18     	; 0xbee <__floatsisf+0x12>

00000bdc <__floatsisf>:
     bdc:	97 fb       	bst	r25, 7
     bde:	3e f4       	brtc	.+14     	; 0xbee <__floatsisf+0x12>
     be0:	90 95       	com	r25
     be2:	80 95       	com	r24
     be4:	70 95       	com	r23
     be6:	61 95       	neg	r22
     be8:	7f 4f       	sbci	r23, 0xFF	; 255
     bea:	8f 4f       	sbci	r24, 0xFF	; 255
     bec:	9f 4f       	sbci	r25, 0xFF	; 255
     bee:	99 23       	and	r25, r25
     bf0:	a9 f0       	breq	.+42     	; 0xc1c <__floatsisf+0x40>
     bf2:	f9 2f       	mov	r31, r25
     bf4:	96 e9       	ldi	r25, 0x96	; 150
     bf6:	bb 27       	eor	r27, r27
     bf8:	93 95       	inc	r25
     bfa:	f6 95       	lsr	r31
     bfc:	87 95       	ror	r24
     bfe:	77 95       	ror	r23
     c00:	67 95       	ror	r22
     c02:	b7 95       	ror	r27
     c04:	f1 11       	cpse	r31, r1
     c06:	f8 cf       	rjmp	.-16     	; 0xbf8 <__floatsisf+0x1c>
     c08:	fa f4       	brpl	.+62     	; 0xc48 <__floatsisf+0x6c>
     c0a:	bb 0f       	add	r27, r27
     c0c:	11 f4       	brne	.+4      	; 0xc12 <__floatsisf+0x36>
     c0e:	60 ff       	sbrs	r22, 0
     c10:	1b c0       	rjmp	.+54     	; 0xc48 <__floatsisf+0x6c>
     c12:	6f 5f       	subi	r22, 0xFF	; 255
     c14:	7f 4f       	sbci	r23, 0xFF	; 255
     c16:	8f 4f       	sbci	r24, 0xFF	; 255
     c18:	9f 4f       	sbci	r25, 0xFF	; 255
     c1a:	16 c0       	rjmp	.+44     	; 0xc48 <__floatsisf+0x6c>
     c1c:	88 23       	and	r24, r24
     c1e:	11 f0       	breq	.+4      	; 0xc24 <__floatsisf+0x48>
     c20:	96 e9       	ldi	r25, 0x96	; 150
     c22:	11 c0       	rjmp	.+34     	; 0xc46 <__floatsisf+0x6a>
     c24:	77 23       	and	r23, r23
     c26:	21 f0       	breq	.+8      	; 0xc30 <__floatsisf+0x54>
     c28:	9e e8       	ldi	r25, 0x8E	; 142
     c2a:	87 2f       	mov	r24, r23
     c2c:	76 2f       	mov	r23, r22
     c2e:	05 c0       	rjmp	.+10     	; 0xc3a <__floatsisf+0x5e>
     c30:	66 23       	and	r22, r22
     c32:	71 f0       	breq	.+28     	; 0xc50 <__floatsisf+0x74>
     c34:	96 e8       	ldi	r25, 0x86	; 134
     c36:	86 2f       	mov	r24, r22
     c38:	70 e0       	ldi	r23, 0x00	; 0
     c3a:	60 e0       	ldi	r22, 0x00	; 0
     c3c:	2a f0       	brmi	.+10     	; 0xc48 <__floatsisf+0x6c>
     c3e:	9a 95       	dec	r25
     c40:	66 0f       	add	r22, r22
     c42:	77 1f       	adc	r23, r23
     c44:	88 1f       	adc	r24, r24
     c46:	da f7       	brpl	.-10     	; 0xc3e <__floatsisf+0x62>
     c48:	88 0f       	add	r24, r24
     c4a:	96 95       	lsr	r25
     c4c:	87 95       	ror	r24
     c4e:	97 f9       	bld	r25, 7
     c50:	08 95       	ret

00000c52 <__fp_inf>:
     c52:	97 f9       	bld	r25, 7
     c54:	9f 67       	ori	r25, 0x7F	; 127
     c56:	80 e8       	ldi	r24, 0x80	; 128
     c58:	70 e0       	ldi	r23, 0x00	; 0
     c5a:	60 e0       	ldi	r22, 0x00	; 0
     c5c:	08 95       	ret

00000c5e <__fp_nan>:
     c5e:	9f ef       	ldi	r25, 0xFF	; 255
     c60:	80 ec       	ldi	r24, 0xC0	; 192
     c62:	08 95       	ret

00000c64 <__fp_pscA>:
     c64:	00 24       	eor	r0, r0
     c66:	0a 94       	dec	r0
     c68:	16 16       	cp	r1, r22
     c6a:	17 06       	cpc	r1, r23
     c6c:	18 06       	cpc	r1, r24
     c6e:	09 06       	cpc	r0, r25
     c70:	08 95       	ret

00000c72 <__fp_pscB>:
     c72:	00 24       	eor	r0, r0
     c74:	0a 94       	dec	r0
     c76:	12 16       	cp	r1, r18
     c78:	13 06       	cpc	r1, r19
     c7a:	14 06       	cpc	r1, r20
     c7c:	05 06       	cpc	r0, r21
     c7e:	08 95       	ret

00000c80 <__fp_round>:
     c80:	09 2e       	mov	r0, r25
     c82:	03 94       	inc	r0
     c84:	00 0c       	add	r0, r0
     c86:	11 f4       	brne	.+4      	; 0xc8c <__fp_round+0xc>
     c88:	88 23       	and	r24, r24
     c8a:	52 f0       	brmi	.+20     	; 0xca0 <__fp_round+0x20>
     c8c:	bb 0f       	add	r27, r27
     c8e:	40 f4       	brcc	.+16     	; 0xca0 <__fp_round+0x20>
     c90:	bf 2b       	or	r27, r31
     c92:	11 f4       	brne	.+4      	; 0xc98 <__fp_round+0x18>
     c94:	60 ff       	sbrs	r22, 0
     c96:	04 c0       	rjmp	.+8      	; 0xca0 <__fp_round+0x20>
     c98:	6f 5f       	subi	r22, 0xFF	; 255
     c9a:	7f 4f       	sbci	r23, 0xFF	; 255
     c9c:	8f 4f       	sbci	r24, 0xFF	; 255
     c9e:	9f 4f       	sbci	r25, 0xFF	; 255
     ca0:	08 95       	ret

00000ca2 <__fp_split3>:
     ca2:	57 fd       	sbrc	r21, 7
     ca4:	90 58       	subi	r25, 0x80	; 128
     ca6:	44 0f       	add	r20, r20
     ca8:	55 1f       	adc	r21, r21
     caa:	59 f0       	breq	.+22     	; 0xcc2 <__fp_splitA+0x10>
     cac:	5f 3f       	cpi	r21, 0xFF	; 255
     cae:	71 f0       	breq	.+28     	; 0xccc <__fp_splitA+0x1a>
     cb0:	47 95       	ror	r20

00000cb2 <__fp_splitA>:
     cb2:	88 0f       	add	r24, r24
     cb4:	97 fb       	bst	r25, 7
     cb6:	99 1f       	adc	r25, r25
     cb8:	61 f0       	breq	.+24     	; 0xcd2 <__fp_splitA+0x20>
     cba:	9f 3f       	cpi	r25, 0xFF	; 255
     cbc:	79 f0       	breq	.+30     	; 0xcdc <__fp_splitA+0x2a>
     cbe:	87 95       	ror	r24
     cc0:	08 95       	ret
     cc2:	12 16       	cp	r1, r18
     cc4:	13 06       	cpc	r1, r19
     cc6:	14 06       	cpc	r1, r20
     cc8:	55 1f       	adc	r21, r21
     cca:	f2 cf       	rjmp	.-28     	; 0xcb0 <__fp_split3+0xe>
     ccc:	46 95       	lsr	r20
     cce:	f1 df       	rcall	.-30     	; 0xcb2 <__fp_splitA>
     cd0:	08 c0       	rjmp	.+16     	; 0xce2 <__fp_splitA+0x30>
     cd2:	16 16       	cp	r1, r22
     cd4:	17 06       	cpc	r1, r23
     cd6:	18 06       	cpc	r1, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	f1 cf       	rjmp	.-30     	; 0xcbe <__fp_splitA+0xc>
     cdc:	86 95       	lsr	r24
     cde:	71 05       	cpc	r23, r1
     ce0:	61 05       	cpc	r22, r1
     ce2:	08 94       	sec
     ce4:	08 95       	ret

00000ce6 <__fp_zero>:
     ce6:	e8 94       	clt

00000ce8 <__fp_szero>:
     ce8:	bb 27       	eor	r27, r27
     cea:	66 27       	eor	r22, r22
     cec:	77 27       	eor	r23, r23
     cee:	cb 01       	movw	r24, r22
     cf0:	97 f9       	bld	r25, 7
     cf2:	08 95       	ret

00000cf4 <__mulsf3>:
     cf4:	0b d0       	rcall	.+22     	; 0xd0c <__mulsf3x>
     cf6:	c4 cf       	rjmp	.-120    	; 0xc80 <__fp_round>
     cf8:	b5 df       	rcall	.-150    	; 0xc64 <__fp_pscA>
     cfa:	28 f0       	brcs	.+10     	; 0xd06 <__mulsf3+0x12>
     cfc:	ba df       	rcall	.-140    	; 0xc72 <__fp_pscB>
     cfe:	18 f0       	brcs	.+6      	; 0xd06 <__mulsf3+0x12>
     d00:	95 23       	and	r25, r21
     d02:	09 f0       	breq	.+2      	; 0xd06 <__mulsf3+0x12>
     d04:	a6 cf       	rjmp	.-180    	; 0xc52 <__fp_inf>
     d06:	ab cf       	rjmp	.-170    	; 0xc5e <__fp_nan>
     d08:	11 24       	eor	r1, r1
     d0a:	ee cf       	rjmp	.-36     	; 0xce8 <__fp_szero>

00000d0c <__mulsf3x>:
     d0c:	ca df       	rcall	.-108    	; 0xca2 <__fp_split3>
     d0e:	a0 f3       	brcs	.-24     	; 0xcf8 <__mulsf3+0x4>

00000d10 <__mulsf3_pse>:
     d10:	95 9f       	mul	r25, r21
     d12:	d1 f3       	breq	.-12     	; 0xd08 <__mulsf3+0x14>
     d14:	95 0f       	add	r25, r21
     d16:	50 e0       	ldi	r21, 0x00	; 0
     d18:	55 1f       	adc	r21, r21
     d1a:	62 9f       	mul	r22, r18
     d1c:	f0 01       	movw	r30, r0
     d1e:	72 9f       	mul	r23, r18
     d20:	bb 27       	eor	r27, r27
     d22:	f0 0d       	add	r31, r0
     d24:	b1 1d       	adc	r27, r1
     d26:	63 9f       	mul	r22, r19
     d28:	aa 27       	eor	r26, r26
     d2a:	f0 0d       	add	r31, r0
     d2c:	b1 1d       	adc	r27, r1
     d2e:	aa 1f       	adc	r26, r26
     d30:	64 9f       	mul	r22, r20
     d32:	66 27       	eor	r22, r22
     d34:	b0 0d       	add	r27, r0
     d36:	a1 1d       	adc	r26, r1
     d38:	66 1f       	adc	r22, r22
     d3a:	82 9f       	mul	r24, r18
     d3c:	22 27       	eor	r18, r18
     d3e:	b0 0d       	add	r27, r0
     d40:	a1 1d       	adc	r26, r1
     d42:	62 1f       	adc	r22, r18
     d44:	73 9f       	mul	r23, r19
     d46:	b0 0d       	add	r27, r0
     d48:	a1 1d       	adc	r26, r1
     d4a:	62 1f       	adc	r22, r18
     d4c:	83 9f       	mul	r24, r19
     d4e:	a0 0d       	add	r26, r0
     d50:	61 1d       	adc	r22, r1
     d52:	22 1f       	adc	r18, r18
     d54:	74 9f       	mul	r23, r20
     d56:	33 27       	eor	r19, r19
     d58:	a0 0d       	add	r26, r0
     d5a:	61 1d       	adc	r22, r1
     d5c:	23 1f       	adc	r18, r19
     d5e:	84 9f       	mul	r24, r20
     d60:	60 0d       	add	r22, r0
     d62:	21 1d       	adc	r18, r1
     d64:	82 2f       	mov	r24, r18
     d66:	76 2f       	mov	r23, r22
     d68:	6a 2f       	mov	r22, r26
     d6a:	11 24       	eor	r1, r1
     d6c:	9f 57       	subi	r25, 0x7F	; 127
     d6e:	50 40       	sbci	r21, 0x00	; 0
     d70:	8a f0       	brmi	.+34     	; 0xd94 <__mulsf3_pse+0x84>
     d72:	e1 f0       	breq	.+56     	; 0xdac <__mulsf3_pse+0x9c>
     d74:	88 23       	and	r24, r24
     d76:	4a f0       	brmi	.+18     	; 0xd8a <__mulsf3_pse+0x7a>
     d78:	ee 0f       	add	r30, r30
     d7a:	ff 1f       	adc	r31, r31
     d7c:	bb 1f       	adc	r27, r27
     d7e:	66 1f       	adc	r22, r22
     d80:	77 1f       	adc	r23, r23
     d82:	88 1f       	adc	r24, r24
     d84:	91 50       	subi	r25, 0x01	; 1
     d86:	50 40       	sbci	r21, 0x00	; 0
     d88:	a9 f7       	brne	.-22     	; 0xd74 <__mulsf3_pse+0x64>
     d8a:	9e 3f       	cpi	r25, 0xFE	; 254
     d8c:	51 05       	cpc	r21, r1
     d8e:	70 f0       	brcs	.+28     	; 0xdac <__mulsf3_pse+0x9c>
     d90:	60 cf       	rjmp	.-320    	; 0xc52 <__fp_inf>
     d92:	aa cf       	rjmp	.-172    	; 0xce8 <__fp_szero>
     d94:	5f 3f       	cpi	r21, 0xFF	; 255
     d96:	ec f3       	brlt	.-6      	; 0xd92 <__mulsf3_pse+0x82>
     d98:	98 3e       	cpi	r25, 0xE8	; 232
     d9a:	dc f3       	brlt	.-10     	; 0xd92 <__mulsf3_pse+0x82>
     d9c:	86 95       	lsr	r24
     d9e:	77 95       	ror	r23
     da0:	67 95       	ror	r22
     da2:	b7 95       	ror	r27
     da4:	f7 95       	ror	r31
     da6:	e7 95       	ror	r30
     da8:	9f 5f       	subi	r25, 0xFF	; 255
     daa:	c1 f7       	brne	.-16     	; 0xd9c <__mulsf3_pse+0x8c>
     dac:	fe 2b       	or	r31, r30
     dae:	88 0f       	add	r24, r24
     db0:	91 1d       	adc	r25, r1
     db2:	96 95       	lsr	r25
     db4:	87 95       	ror	r24
     db6:	97 f9       	bld	r25, 7
     db8:	08 95       	ret

00000dba <__tablejump2__>:
     dba:	ee 0f       	add	r30, r30
     dbc:	ff 1f       	adc	r31, r31

00000dbe <__tablejump__>:
     dbe:	05 90       	lpm	r0, Z+
     dc0:	f4 91       	lpm	r31, Z
     dc2:	e0 2d       	mov	r30, r0
     dc4:	19 94       	eijmp

00000dc6 <fdevopen>:
     dc6:	0f 93       	push	r16
     dc8:	1f 93       	push	r17
     dca:	cf 93       	push	r28
     dcc:	df 93       	push	r29
     dce:	ec 01       	movw	r28, r24
     dd0:	8b 01       	movw	r16, r22
     dd2:	00 97       	sbiw	r24, 0x00	; 0
     dd4:	31 f4       	brne	.+12     	; 0xde2 <fdevopen+0x1c>
     dd6:	61 15       	cp	r22, r1
     dd8:	71 05       	cpc	r23, r1
     dda:	19 f4       	brne	.+6      	; 0xde2 <fdevopen+0x1c>
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	37 c0       	rjmp	.+110    	; 0xe50 <fdevopen+0x8a>
     de2:	6e e0       	ldi	r22, 0x0E	; 14
     de4:	70 e0       	ldi	r23, 0x00	; 0
     de6:	81 e0       	ldi	r24, 0x01	; 1
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	63 d2       	rcall	.+1222   	; 0x12b2 <calloc>
     dec:	fc 01       	movw	r30, r24
     dee:	00 97       	sbiw	r24, 0x00	; 0
     df0:	a9 f3       	breq	.-22     	; 0xddc <fdevopen+0x16>
     df2:	80 e8       	ldi	r24, 0x80	; 128
     df4:	83 83       	std	Z+3, r24	; 0x03
     df6:	01 15       	cp	r16, r1
     df8:	11 05       	cpc	r17, r1
     dfa:	71 f0       	breq	.+28     	; 0xe18 <fdevopen+0x52>
     dfc:	13 87       	std	Z+11, r17	; 0x0b
     dfe:	02 87       	std	Z+10, r16	; 0x0a
     e00:	81 e8       	ldi	r24, 0x81	; 129
     e02:	83 83       	std	Z+3, r24	; 0x03
     e04:	80 91 bd 02 	lds	r24, 0x02BD
     e08:	90 91 be 02 	lds	r25, 0x02BE
     e0c:	89 2b       	or	r24, r25
     e0e:	21 f4       	brne	.+8      	; 0xe18 <fdevopen+0x52>
     e10:	f0 93 be 02 	sts	0x02BE, r31
     e14:	e0 93 bd 02 	sts	0x02BD, r30
     e18:	20 97       	sbiw	r28, 0x00	; 0
     e1a:	c9 f0       	breq	.+50     	; 0xe4e <fdevopen+0x88>
     e1c:	d1 87       	std	Z+9, r29	; 0x09
     e1e:	c0 87       	std	Z+8, r28	; 0x08
     e20:	83 81       	ldd	r24, Z+3	; 0x03
     e22:	82 60       	ori	r24, 0x02	; 2
     e24:	83 83       	std	Z+3, r24	; 0x03
     e26:	80 91 bf 02 	lds	r24, 0x02BF
     e2a:	90 91 c0 02 	lds	r25, 0x02C0
     e2e:	89 2b       	or	r24, r25
     e30:	71 f4       	brne	.+28     	; 0xe4e <fdevopen+0x88>
     e32:	f0 93 c0 02 	sts	0x02C0, r31
     e36:	e0 93 bf 02 	sts	0x02BF, r30
     e3a:	80 91 c1 02 	lds	r24, 0x02C1
     e3e:	90 91 c2 02 	lds	r25, 0x02C2
     e42:	89 2b       	or	r24, r25
     e44:	21 f4       	brne	.+8      	; 0xe4e <fdevopen+0x88>
     e46:	f0 93 c2 02 	sts	0x02C2, r31
     e4a:	e0 93 c1 02 	sts	0x02C1, r30
     e4e:	cf 01       	movw	r24, r30
     e50:	df 91       	pop	r29
     e52:	cf 91       	pop	r28
     e54:	1f 91       	pop	r17
     e56:	0f 91       	pop	r16
     e58:	08 95       	ret

00000e5a <printf>:
     e5a:	cf 93       	push	r28
     e5c:	df 93       	push	r29
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
     e62:	fe 01       	movw	r30, r28
     e64:	36 96       	adiw	r30, 0x06	; 6
     e66:	61 91       	ld	r22, Z+
     e68:	71 91       	ld	r23, Z+
     e6a:	af 01       	movw	r20, r30
     e6c:	80 91 bf 02 	lds	r24, 0x02BF
     e70:	90 91 c0 02 	lds	r25, 0x02C0
     e74:	30 d0       	rcall	.+96     	; 0xed6 <vfprintf>
     e76:	df 91       	pop	r29
     e78:	cf 91       	pop	r28
     e7a:	08 95       	ret

00000e7c <puts>:
     e7c:	0f 93       	push	r16
     e7e:	1f 93       	push	r17
     e80:	cf 93       	push	r28
     e82:	df 93       	push	r29
     e84:	e0 91 bf 02 	lds	r30, 0x02BF
     e88:	f0 91 c0 02 	lds	r31, 0x02C0
     e8c:	23 81       	ldd	r18, Z+3	; 0x03
     e8e:	21 ff       	sbrs	r18, 1
     e90:	1b c0       	rjmp	.+54     	; 0xec8 <puts+0x4c>
     e92:	ec 01       	movw	r28, r24
     e94:	00 e0       	ldi	r16, 0x00	; 0
     e96:	10 e0       	ldi	r17, 0x00	; 0
     e98:	89 91       	ld	r24, Y+
     e9a:	60 91 bf 02 	lds	r22, 0x02BF
     e9e:	70 91 c0 02 	lds	r23, 0x02C0
     ea2:	db 01       	movw	r26, r22
     ea4:	18 96       	adiw	r26, 0x08	; 8
     ea6:	ed 91       	ld	r30, X+
     ea8:	fc 91       	ld	r31, X
     eaa:	19 97       	sbiw	r26, 0x09	; 9
     eac:	88 23       	and	r24, r24
     eae:	31 f0       	breq	.+12     	; 0xebc <puts+0x40>
     eb0:	19 95       	eicall
     eb2:	89 2b       	or	r24, r25
     eb4:	89 f3       	breq	.-30     	; 0xe98 <puts+0x1c>
     eb6:	0f ef       	ldi	r16, 0xFF	; 255
     eb8:	1f ef       	ldi	r17, 0xFF	; 255
     eba:	ee cf       	rjmp	.-36     	; 0xe98 <puts+0x1c>
     ebc:	8a e0       	ldi	r24, 0x0A	; 10
     ebe:	19 95       	eicall
     ec0:	89 2b       	or	r24, r25
     ec2:	11 f4       	brne	.+4      	; 0xec8 <puts+0x4c>
     ec4:	c8 01       	movw	r24, r16
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <puts+0x50>
     ec8:	8f ef       	ldi	r24, 0xFF	; 255
     eca:	9f ef       	ldi	r25, 0xFF	; 255
     ecc:	df 91       	pop	r29
     ece:	cf 91       	pop	r28
     ed0:	1f 91       	pop	r17
     ed2:	0f 91       	pop	r16
     ed4:	08 95       	ret

00000ed6 <vfprintf>:
     ed6:	2f 92       	push	r2
     ed8:	3f 92       	push	r3
     eda:	4f 92       	push	r4
     edc:	5f 92       	push	r5
     ede:	6f 92       	push	r6
     ee0:	7f 92       	push	r7
     ee2:	8f 92       	push	r8
     ee4:	9f 92       	push	r9
     ee6:	af 92       	push	r10
     ee8:	bf 92       	push	r11
     eea:	cf 92       	push	r12
     eec:	df 92       	push	r13
     eee:	ef 92       	push	r14
     ef0:	ff 92       	push	r15
     ef2:	0f 93       	push	r16
     ef4:	1f 93       	push	r17
     ef6:	cf 93       	push	r28
     ef8:	df 93       	push	r29
     efa:	cd b7       	in	r28, 0x3d	; 61
     efc:	de b7       	in	r29, 0x3e	; 62
     efe:	2c 97       	sbiw	r28, 0x0c	; 12
     f00:	0f b6       	in	r0, 0x3f	; 63
     f02:	f8 94       	cli
     f04:	de bf       	out	0x3e, r29	; 62
     f06:	0f be       	out	0x3f, r0	; 63
     f08:	cd bf       	out	0x3d, r28	; 61
     f0a:	7c 01       	movw	r14, r24
     f0c:	6b 01       	movw	r12, r22
     f0e:	8a 01       	movw	r16, r20
     f10:	fc 01       	movw	r30, r24
     f12:	17 82       	std	Z+7, r1	; 0x07
     f14:	16 82       	std	Z+6, r1	; 0x06
     f16:	83 81       	ldd	r24, Z+3	; 0x03
     f18:	81 ff       	sbrs	r24, 1
     f1a:	b0 c1       	rjmp	.+864    	; 0x127c <vfprintf+0x3a6>
     f1c:	ce 01       	movw	r24, r28
     f1e:	01 96       	adiw	r24, 0x01	; 1
     f20:	4c 01       	movw	r8, r24
     f22:	f7 01       	movw	r30, r14
     f24:	93 81       	ldd	r25, Z+3	; 0x03
     f26:	f6 01       	movw	r30, r12
     f28:	93 fd       	sbrc	r25, 3
     f2a:	85 91       	lpm	r24, Z+
     f2c:	93 ff       	sbrs	r25, 3
     f2e:	81 91       	ld	r24, Z+
     f30:	6f 01       	movw	r12, r30
     f32:	88 23       	and	r24, r24
     f34:	09 f4       	brne	.+2      	; 0xf38 <vfprintf+0x62>
     f36:	9e c1       	rjmp	.+828    	; 0x1274 <vfprintf+0x39e>
     f38:	85 32       	cpi	r24, 0x25	; 37
     f3a:	39 f4       	brne	.+14     	; 0xf4a <vfprintf+0x74>
     f3c:	93 fd       	sbrc	r25, 3
     f3e:	85 91       	lpm	r24, Z+
     f40:	93 ff       	sbrs	r25, 3
     f42:	81 91       	ld	r24, Z+
     f44:	6f 01       	movw	r12, r30
     f46:	85 32       	cpi	r24, 0x25	; 37
     f48:	21 f4       	brne	.+8      	; 0xf52 <vfprintf+0x7c>
     f4a:	b7 01       	movw	r22, r14
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	0f d3       	rcall	.+1566   	; 0x156e <fputc>
     f50:	e8 cf       	rjmp	.-48     	; 0xf22 <vfprintf+0x4c>
     f52:	51 2c       	mov	r5, r1
     f54:	31 2c       	mov	r3, r1
     f56:	20 e0       	ldi	r18, 0x00	; 0
     f58:	20 32       	cpi	r18, 0x20	; 32
     f5a:	a0 f4       	brcc	.+40     	; 0xf84 <vfprintf+0xae>
     f5c:	8b 32       	cpi	r24, 0x2B	; 43
     f5e:	69 f0       	breq	.+26     	; 0xf7a <vfprintf+0xa4>
     f60:	30 f4       	brcc	.+12     	; 0xf6e <vfprintf+0x98>
     f62:	80 32       	cpi	r24, 0x20	; 32
     f64:	59 f0       	breq	.+22     	; 0xf7c <vfprintf+0xa6>
     f66:	83 32       	cpi	r24, 0x23	; 35
     f68:	69 f4       	brne	.+26     	; 0xf84 <vfprintf+0xae>
     f6a:	20 61       	ori	r18, 0x10	; 16
     f6c:	2c c0       	rjmp	.+88     	; 0xfc6 <vfprintf+0xf0>
     f6e:	8d 32       	cpi	r24, 0x2D	; 45
     f70:	39 f0       	breq	.+14     	; 0xf80 <vfprintf+0xaa>
     f72:	80 33       	cpi	r24, 0x30	; 48
     f74:	39 f4       	brne	.+14     	; 0xf84 <vfprintf+0xae>
     f76:	21 60       	ori	r18, 0x01	; 1
     f78:	26 c0       	rjmp	.+76     	; 0xfc6 <vfprintf+0xf0>
     f7a:	22 60       	ori	r18, 0x02	; 2
     f7c:	24 60       	ori	r18, 0x04	; 4
     f7e:	23 c0       	rjmp	.+70     	; 0xfc6 <vfprintf+0xf0>
     f80:	28 60       	ori	r18, 0x08	; 8
     f82:	21 c0       	rjmp	.+66     	; 0xfc6 <vfprintf+0xf0>
     f84:	27 fd       	sbrc	r18, 7
     f86:	27 c0       	rjmp	.+78     	; 0xfd6 <vfprintf+0x100>
     f88:	30 ed       	ldi	r19, 0xD0	; 208
     f8a:	38 0f       	add	r19, r24
     f8c:	3a 30       	cpi	r19, 0x0A	; 10
     f8e:	78 f4       	brcc	.+30     	; 0xfae <vfprintf+0xd8>
     f90:	26 ff       	sbrs	r18, 6
     f92:	06 c0       	rjmp	.+12     	; 0xfa0 <vfprintf+0xca>
     f94:	fa e0       	ldi	r31, 0x0A	; 10
     f96:	5f 9e       	mul	r5, r31
     f98:	30 0d       	add	r19, r0
     f9a:	11 24       	eor	r1, r1
     f9c:	53 2e       	mov	r5, r19
     f9e:	13 c0       	rjmp	.+38     	; 0xfc6 <vfprintf+0xf0>
     fa0:	8a e0       	ldi	r24, 0x0A	; 10
     fa2:	38 9e       	mul	r3, r24
     fa4:	30 0d       	add	r19, r0
     fa6:	11 24       	eor	r1, r1
     fa8:	33 2e       	mov	r3, r19
     faa:	20 62       	ori	r18, 0x20	; 32
     fac:	0c c0       	rjmp	.+24     	; 0xfc6 <vfprintf+0xf0>
     fae:	8e 32       	cpi	r24, 0x2E	; 46
     fb0:	21 f4       	brne	.+8      	; 0xfba <vfprintf+0xe4>
     fb2:	26 fd       	sbrc	r18, 6
     fb4:	5f c1       	rjmp	.+702    	; 0x1274 <vfprintf+0x39e>
     fb6:	20 64       	ori	r18, 0x40	; 64
     fb8:	06 c0       	rjmp	.+12     	; 0xfc6 <vfprintf+0xf0>
     fba:	8c 36       	cpi	r24, 0x6C	; 108
     fbc:	11 f4       	brne	.+4      	; 0xfc2 <vfprintf+0xec>
     fbe:	20 68       	ori	r18, 0x80	; 128
     fc0:	02 c0       	rjmp	.+4      	; 0xfc6 <vfprintf+0xf0>
     fc2:	88 36       	cpi	r24, 0x68	; 104
     fc4:	41 f4       	brne	.+16     	; 0xfd6 <vfprintf+0x100>
     fc6:	f6 01       	movw	r30, r12
     fc8:	93 fd       	sbrc	r25, 3
     fca:	85 91       	lpm	r24, Z+
     fcc:	93 ff       	sbrs	r25, 3
     fce:	81 91       	ld	r24, Z+
     fd0:	6f 01       	movw	r12, r30
     fd2:	81 11       	cpse	r24, r1
     fd4:	c1 cf       	rjmp	.-126    	; 0xf58 <vfprintf+0x82>
     fd6:	98 2f       	mov	r25, r24
     fd8:	9f 7d       	andi	r25, 0xDF	; 223
     fda:	95 54       	subi	r25, 0x45	; 69
     fdc:	93 30       	cpi	r25, 0x03	; 3
     fde:	28 f4       	brcc	.+10     	; 0xfea <vfprintf+0x114>
     fe0:	0c 5f       	subi	r16, 0xFC	; 252
     fe2:	1f 4f       	sbci	r17, 0xFF	; 255
     fe4:	ff e3       	ldi	r31, 0x3F	; 63
     fe6:	f9 83       	std	Y+1, r31	; 0x01
     fe8:	0d c0       	rjmp	.+26     	; 0x1004 <vfprintf+0x12e>
     fea:	83 36       	cpi	r24, 0x63	; 99
     fec:	31 f0       	breq	.+12     	; 0xffa <vfprintf+0x124>
     fee:	83 37       	cpi	r24, 0x73	; 115
     ff0:	71 f0       	breq	.+28     	; 0x100e <vfprintf+0x138>
     ff2:	83 35       	cpi	r24, 0x53	; 83
     ff4:	09 f0       	breq	.+2      	; 0xff8 <vfprintf+0x122>
     ff6:	57 c0       	rjmp	.+174    	; 0x10a6 <vfprintf+0x1d0>
     ff8:	21 c0       	rjmp	.+66     	; 0x103c <vfprintf+0x166>
     ffa:	f8 01       	movw	r30, r16
     ffc:	80 81       	ld	r24, Z
     ffe:	89 83       	std	Y+1, r24	; 0x01
    1000:	0e 5f       	subi	r16, 0xFE	; 254
    1002:	1f 4f       	sbci	r17, 0xFF	; 255
    1004:	44 24       	eor	r4, r4
    1006:	43 94       	inc	r4
    1008:	51 2c       	mov	r5, r1
    100a:	54 01       	movw	r10, r8
    100c:	14 c0       	rjmp	.+40     	; 0x1036 <vfprintf+0x160>
    100e:	38 01       	movw	r6, r16
    1010:	f2 e0       	ldi	r31, 0x02	; 2
    1012:	6f 0e       	add	r6, r31
    1014:	71 1c       	adc	r7, r1
    1016:	f8 01       	movw	r30, r16
    1018:	a0 80       	ld	r10, Z
    101a:	b1 80       	ldd	r11, Z+1	; 0x01
    101c:	26 ff       	sbrs	r18, 6
    101e:	03 c0       	rjmp	.+6      	; 0x1026 <vfprintf+0x150>
    1020:	65 2d       	mov	r22, r5
    1022:	70 e0       	ldi	r23, 0x00	; 0
    1024:	02 c0       	rjmp	.+4      	; 0x102a <vfprintf+0x154>
    1026:	6f ef       	ldi	r22, 0xFF	; 255
    1028:	7f ef       	ldi	r23, 0xFF	; 255
    102a:	c5 01       	movw	r24, r10
    102c:	2c 87       	std	Y+12, r18	; 0x0c
    102e:	94 d2       	rcall	.+1320   	; 0x1558 <strnlen>
    1030:	2c 01       	movw	r4, r24
    1032:	83 01       	movw	r16, r6
    1034:	2c 85       	ldd	r18, Y+12	; 0x0c
    1036:	2f 77       	andi	r18, 0x7F	; 127
    1038:	22 2e       	mov	r2, r18
    103a:	16 c0       	rjmp	.+44     	; 0x1068 <vfprintf+0x192>
    103c:	38 01       	movw	r6, r16
    103e:	f2 e0       	ldi	r31, 0x02	; 2
    1040:	6f 0e       	add	r6, r31
    1042:	71 1c       	adc	r7, r1
    1044:	f8 01       	movw	r30, r16
    1046:	a0 80       	ld	r10, Z
    1048:	b1 80       	ldd	r11, Z+1	; 0x01
    104a:	26 ff       	sbrs	r18, 6
    104c:	03 c0       	rjmp	.+6      	; 0x1054 <vfprintf+0x17e>
    104e:	65 2d       	mov	r22, r5
    1050:	70 e0       	ldi	r23, 0x00	; 0
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <vfprintf+0x182>
    1054:	6f ef       	ldi	r22, 0xFF	; 255
    1056:	7f ef       	ldi	r23, 0xFF	; 255
    1058:	c5 01       	movw	r24, r10
    105a:	2c 87       	std	Y+12, r18	; 0x0c
    105c:	6b d2       	rcall	.+1238   	; 0x1534 <strnlen_P>
    105e:	2c 01       	movw	r4, r24
    1060:	2c 85       	ldd	r18, Y+12	; 0x0c
    1062:	20 68       	ori	r18, 0x80	; 128
    1064:	22 2e       	mov	r2, r18
    1066:	83 01       	movw	r16, r6
    1068:	23 fc       	sbrc	r2, 3
    106a:	19 c0       	rjmp	.+50     	; 0x109e <vfprintf+0x1c8>
    106c:	83 2d       	mov	r24, r3
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	48 16       	cp	r4, r24
    1072:	59 06       	cpc	r5, r25
    1074:	a0 f4       	brcc	.+40     	; 0x109e <vfprintf+0x1c8>
    1076:	b7 01       	movw	r22, r14
    1078:	80 e2       	ldi	r24, 0x20	; 32
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	78 d2       	rcall	.+1264   	; 0x156e <fputc>
    107e:	3a 94       	dec	r3
    1080:	f5 cf       	rjmp	.-22     	; 0x106c <vfprintf+0x196>
    1082:	f5 01       	movw	r30, r10
    1084:	27 fc       	sbrc	r2, 7
    1086:	85 91       	lpm	r24, Z+
    1088:	27 fe       	sbrs	r2, 7
    108a:	81 91       	ld	r24, Z+
    108c:	5f 01       	movw	r10, r30
    108e:	b7 01       	movw	r22, r14
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	6d d2       	rcall	.+1242   	; 0x156e <fputc>
    1094:	31 10       	cpse	r3, r1
    1096:	3a 94       	dec	r3
    1098:	f1 e0       	ldi	r31, 0x01	; 1
    109a:	4f 1a       	sub	r4, r31
    109c:	51 08       	sbc	r5, r1
    109e:	41 14       	cp	r4, r1
    10a0:	51 04       	cpc	r5, r1
    10a2:	79 f7       	brne	.-34     	; 0x1082 <vfprintf+0x1ac>
    10a4:	de c0       	rjmp	.+444    	; 0x1262 <vfprintf+0x38c>
    10a6:	84 36       	cpi	r24, 0x64	; 100
    10a8:	11 f0       	breq	.+4      	; 0x10ae <vfprintf+0x1d8>
    10aa:	89 36       	cpi	r24, 0x69	; 105
    10ac:	31 f5       	brne	.+76     	; 0x10fa <vfprintf+0x224>
    10ae:	f8 01       	movw	r30, r16
    10b0:	27 ff       	sbrs	r18, 7
    10b2:	07 c0       	rjmp	.+14     	; 0x10c2 <vfprintf+0x1ec>
    10b4:	60 81       	ld	r22, Z
    10b6:	71 81       	ldd	r23, Z+1	; 0x01
    10b8:	82 81       	ldd	r24, Z+2	; 0x02
    10ba:	93 81       	ldd	r25, Z+3	; 0x03
    10bc:	0c 5f       	subi	r16, 0xFC	; 252
    10be:	1f 4f       	sbci	r17, 0xFF	; 255
    10c0:	08 c0       	rjmp	.+16     	; 0x10d2 <vfprintf+0x1fc>
    10c2:	60 81       	ld	r22, Z
    10c4:	71 81       	ldd	r23, Z+1	; 0x01
    10c6:	88 27       	eor	r24, r24
    10c8:	77 fd       	sbrc	r23, 7
    10ca:	80 95       	com	r24
    10cc:	98 2f       	mov	r25, r24
    10ce:	0e 5f       	subi	r16, 0xFE	; 254
    10d0:	1f 4f       	sbci	r17, 0xFF	; 255
    10d2:	2f 76       	andi	r18, 0x6F	; 111
    10d4:	b2 2e       	mov	r11, r18
    10d6:	97 ff       	sbrs	r25, 7
    10d8:	09 c0       	rjmp	.+18     	; 0x10ec <vfprintf+0x216>
    10da:	90 95       	com	r25
    10dc:	80 95       	com	r24
    10de:	70 95       	com	r23
    10e0:	61 95       	neg	r22
    10e2:	7f 4f       	sbci	r23, 0xFF	; 255
    10e4:	8f 4f       	sbci	r24, 0xFF	; 255
    10e6:	9f 4f       	sbci	r25, 0xFF	; 255
    10e8:	20 68       	ori	r18, 0x80	; 128
    10ea:	b2 2e       	mov	r11, r18
    10ec:	2a e0       	ldi	r18, 0x0A	; 10
    10ee:	30 e0       	ldi	r19, 0x00	; 0
    10f0:	a4 01       	movw	r20, r8
    10f2:	6f d2       	rcall	.+1246   	; 0x15d2 <__ultoa_invert>
    10f4:	a8 2e       	mov	r10, r24
    10f6:	a8 18       	sub	r10, r8
    10f8:	43 c0       	rjmp	.+134    	; 0x1180 <vfprintf+0x2aa>
    10fa:	85 37       	cpi	r24, 0x75	; 117
    10fc:	29 f4       	brne	.+10     	; 0x1108 <vfprintf+0x232>
    10fe:	2f 7e       	andi	r18, 0xEF	; 239
    1100:	b2 2e       	mov	r11, r18
    1102:	2a e0       	ldi	r18, 0x0A	; 10
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	25 c0       	rjmp	.+74     	; 0x1152 <vfprintf+0x27c>
    1108:	f2 2f       	mov	r31, r18
    110a:	f9 7f       	andi	r31, 0xF9	; 249
    110c:	bf 2e       	mov	r11, r31
    110e:	8f 36       	cpi	r24, 0x6F	; 111
    1110:	c1 f0       	breq	.+48     	; 0x1142 <vfprintf+0x26c>
    1112:	18 f4       	brcc	.+6      	; 0x111a <vfprintf+0x244>
    1114:	88 35       	cpi	r24, 0x58	; 88
    1116:	79 f0       	breq	.+30     	; 0x1136 <vfprintf+0x260>
    1118:	ad c0       	rjmp	.+346    	; 0x1274 <vfprintf+0x39e>
    111a:	80 37       	cpi	r24, 0x70	; 112
    111c:	19 f0       	breq	.+6      	; 0x1124 <vfprintf+0x24e>
    111e:	88 37       	cpi	r24, 0x78	; 120
    1120:	21 f0       	breq	.+8      	; 0x112a <vfprintf+0x254>
    1122:	a8 c0       	rjmp	.+336    	; 0x1274 <vfprintf+0x39e>
    1124:	2f 2f       	mov	r18, r31
    1126:	20 61       	ori	r18, 0x10	; 16
    1128:	b2 2e       	mov	r11, r18
    112a:	b4 fe       	sbrs	r11, 4
    112c:	0d c0       	rjmp	.+26     	; 0x1148 <vfprintf+0x272>
    112e:	8b 2d       	mov	r24, r11
    1130:	84 60       	ori	r24, 0x04	; 4
    1132:	b8 2e       	mov	r11, r24
    1134:	09 c0       	rjmp	.+18     	; 0x1148 <vfprintf+0x272>
    1136:	24 ff       	sbrs	r18, 4
    1138:	0a c0       	rjmp	.+20     	; 0x114e <vfprintf+0x278>
    113a:	9f 2f       	mov	r25, r31
    113c:	96 60       	ori	r25, 0x06	; 6
    113e:	b9 2e       	mov	r11, r25
    1140:	06 c0       	rjmp	.+12     	; 0x114e <vfprintf+0x278>
    1142:	28 e0       	ldi	r18, 0x08	; 8
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	05 c0       	rjmp	.+10     	; 0x1152 <vfprintf+0x27c>
    1148:	20 e1       	ldi	r18, 0x10	; 16
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <vfprintf+0x27c>
    114e:	20 e1       	ldi	r18, 0x10	; 16
    1150:	32 e0       	ldi	r19, 0x02	; 2
    1152:	f8 01       	movw	r30, r16
    1154:	b7 fe       	sbrs	r11, 7
    1156:	07 c0       	rjmp	.+14     	; 0x1166 <vfprintf+0x290>
    1158:	60 81       	ld	r22, Z
    115a:	71 81       	ldd	r23, Z+1	; 0x01
    115c:	82 81       	ldd	r24, Z+2	; 0x02
    115e:	93 81       	ldd	r25, Z+3	; 0x03
    1160:	0c 5f       	subi	r16, 0xFC	; 252
    1162:	1f 4f       	sbci	r17, 0xFF	; 255
    1164:	06 c0       	rjmp	.+12     	; 0x1172 <vfprintf+0x29c>
    1166:	60 81       	ld	r22, Z
    1168:	71 81       	ldd	r23, Z+1	; 0x01
    116a:	80 e0       	ldi	r24, 0x00	; 0
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	0e 5f       	subi	r16, 0xFE	; 254
    1170:	1f 4f       	sbci	r17, 0xFF	; 255
    1172:	a4 01       	movw	r20, r8
    1174:	2e d2       	rcall	.+1116   	; 0x15d2 <__ultoa_invert>
    1176:	a8 2e       	mov	r10, r24
    1178:	a8 18       	sub	r10, r8
    117a:	fb 2d       	mov	r31, r11
    117c:	ff 77       	andi	r31, 0x7F	; 127
    117e:	bf 2e       	mov	r11, r31
    1180:	b6 fe       	sbrs	r11, 6
    1182:	0b c0       	rjmp	.+22     	; 0x119a <vfprintf+0x2c4>
    1184:	2b 2d       	mov	r18, r11
    1186:	2e 7f       	andi	r18, 0xFE	; 254
    1188:	a5 14       	cp	r10, r5
    118a:	50 f4       	brcc	.+20     	; 0x11a0 <vfprintf+0x2ca>
    118c:	b4 fe       	sbrs	r11, 4
    118e:	0a c0       	rjmp	.+20     	; 0x11a4 <vfprintf+0x2ce>
    1190:	b2 fc       	sbrc	r11, 2
    1192:	08 c0       	rjmp	.+16     	; 0x11a4 <vfprintf+0x2ce>
    1194:	2b 2d       	mov	r18, r11
    1196:	2e 7e       	andi	r18, 0xEE	; 238
    1198:	05 c0       	rjmp	.+10     	; 0x11a4 <vfprintf+0x2ce>
    119a:	7a 2c       	mov	r7, r10
    119c:	2b 2d       	mov	r18, r11
    119e:	03 c0       	rjmp	.+6      	; 0x11a6 <vfprintf+0x2d0>
    11a0:	7a 2c       	mov	r7, r10
    11a2:	01 c0       	rjmp	.+2      	; 0x11a6 <vfprintf+0x2d0>
    11a4:	75 2c       	mov	r7, r5
    11a6:	24 ff       	sbrs	r18, 4
    11a8:	0d c0       	rjmp	.+26     	; 0x11c4 <vfprintf+0x2ee>
    11aa:	fe 01       	movw	r30, r28
    11ac:	ea 0d       	add	r30, r10
    11ae:	f1 1d       	adc	r31, r1
    11b0:	80 81       	ld	r24, Z
    11b2:	80 33       	cpi	r24, 0x30	; 48
    11b4:	11 f4       	brne	.+4      	; 0x11ba <vfprintf+0x2e4>
    11b6:	29 7e       	andi	r18, 0xE9	; 233
    11b8:	09 c0       	rjmp	.+18     	; 0x11cc <vfprintf+0x2f6>
    11ba:	22 ff       	sbrs	r18, 2
    11bc:	06 c0       	rjmp	.+12     	; 0x11ca <vfprintf+0x2f4>
    11be:	73 94       	inc	r7
    11c0:	73 94       	inc	r7
    11c2:	04 c0       	rjmp	.+8      	; 0x11cc <vfprintf+0x2f6>
    11c4:	82 2f       	mov	r24, r18
    11c6:	86 78       	andi	r24, 0x86	; 134
    11c8:	09 f0       	breq	.+2      	; 0x11cc <vfprintf+0x2f6>
    11ca:	73 94       	inc	r7
    11cc:	23 fd       	sbrc	r18, 3
    11ce:	12 c0       	rjmp	.+36     	; 0x11f4 <vfprintf+0x31e>
    11d0:	20 ff       	sbrs	r18, 0
    11d2:	06 c0       	rjmp	.+12     	; 0x11e0 <vfprintf+0x30a>
    11d4:	5a 2c       	mov	r5, r10
    11d6:	73 14       	cp	r7, r3
    11d8:	18 f4       	brcc	.+6      	; 0x11e0 <vfprintf+0x30a>
    11da:	53 0c       	add	r5, r3
    11dc:	57 18       	sub	r5, r7
    11de:	73 2c       	mov	r7, r3
    11e0:	73 14       	cp	r7, r3
    11e2:	60 f4       	brcc	.+24     	; 0x11fc <vfprintf+0x326>
    11e4:	b7 01       	movw	r22, r14
    11e6:	80 e2       	ldi	r24, 0x20	; 32
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	2c 87       	std	Y+12, r18	; 0x0c
    11ec:	c0 d1       	rcall	.+896    	; 0x156e <fputc>
    11ee:	73 94       	inc	r7
    11f0:	2c 85       	ldd	r18, Y+12	; 0x0c
    11f2:	f6 cf       	rjmp	.-20     	; 0x11e0 <vfprintf+0x30a>
    11f4:	73 14       	cp	r7, r3
    11f6:	10 f4       	brcc	.+4      	; 0x11fc <vfprintf+0x326>
    11f8:	37 18       	sub	r3, r7
    11fa:	01 c0       	rjmp	.+2      	; 0x11fe <vfprintf+0x328>
    11fc:	31 2c       	mov	r3, r1
    11fe:	24 ff       	sbrs	r18, 4
    1200:	11 c0       	rjmp	.+34     	; 0x1224 <vfprintf+0x34e>
    1202:	b7 01       	movw	r22, r14
    1204:	80 e3       	ldi	r24, 0x30	; 48
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	2c 87       	std	Y+12, r18	; 0x0c
    120a:	b1 d1       	rcall	.+866    	; 0x156e <fputc>
    120c:	2c 85       	ldd	r18, Y+12	; 0x0c
    120e:	22 ff       	sbrs	r18, 2
    1210:	16 c0       	rjmp	.+44     	; 0x123e <vfprintf+0x368>
    1212:	21 ff       	sbrs	r18, 1
    1214:	03 c0       	rjmp	.+6      	; 0x121c <vfprintf+0x346>
    1216:	88 e5       	ldi	r24, 0x58	; 88
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <vfprintf+0x34a>
    121c:	88 e7       	ldi	r24, 0x78	; 120
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	b7 01       	movw	r22, r14
    1222:	0c c0       	rjmp	.+24     	; 0x123c <vfprintf+0x366>
    1224:	82 2f       	mov	r24, r18
    1226:	86 78       	andi	r24, 0x86	; 134
    1228:	51 f0       	breq	.+20     	; 0x123e <vfprintf+0x368>
    122a:	21 fd       	sbrc	r18, 1
    122c:	02 c0       	rjmp	.+4      	; 0x1232 <vfprintf+0x35c>
    122e:	80 e2       	ldi	r24, 0x20	; 32
    1230:	01 c0       	rjmp	.+2      	; 0x1234 <vfprintf+0x35e>
    1232:	8b e2       	ldi	r24, 0x2B	; 43
    1234:	27 fd       	sbrc	r18, 7
    1236:	8d e2       	ldi	r24, 0x2D	; 45
    1238:	b7 01       	movw	r22, r14
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	98 d1       	rcall	.+816    	; 0x156e <fputc>
    123e:	a5 14       	cp	r10, r5
    1240:	30 f4       	brcc	.+12     	; 0x124e <vfprintf+0x378>
    1242:	b7 01       	movw	r22, r14
    1244:	80 e3       	ldi	r24, 0x30	; 48
    1246:	90 e0       	ldi	r25, 0x00	; 0
    1248:	92 d1       	rcall	.+804    	; 0x156e <fputc>
    124a:	5a 94       	dec	r5
    124c:	f8 cf       	rjmp	.-16     	; 0x123e <vfprintf+0x368>
    124e:	aa 94       	dec	r10
    1250:	f4 01       	movw	r30, r8
    1252:	ea 0d       	add	r30, r10
    1254:	f1 1d       	adc	r31, r1
    1256:	80 81       	ld	r24, Z
    1258:	b7 01       	movw	r22, r14
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	88 d1       	rcall	.+784    	; 0x156e <fputc>
    125e:	a1 10       	cpse	r10, r1
    1260:	f6 cf       	rjmp	.-20     	; 0x124e <vfprintf+0x378>
    1262:	33 20       	and	r3, r3
    1264:	09 f4       	brne	.+2      	; 0x1268 <vfprintf+0x392>
    1266:	5d ce       	rjmp	.-838    	; 0xf22 <vfprintf+0x4c>
    1268:	b7 01       	movw	r22, r14
    126a:	80 e2       	ldi	r24, 0x20	; 32
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	7f d1       	rcall	.+766    	; 0x156e <fputc>
    1270:	3a 94       	dec	r3
    1272:	f7 cf       	rjmp	.-18     	; 0x1262 <vfprintf+0x38c>
    1274:	f7 01       	movw	r30, r14
    1276:	86 81       	ldd	r24, Z+6	; 0x06
    1278:	97 81       	ldd	r25, Z+7	; 0x07
    127a:	02 c0       	rjmp	.+4      	; 0x1280 <vfprintf+0x3aa>
    127c:	8f ef       	ldi	r24, 0xFF	; 255
    127e:	9f ef       	ldi	r25, 0xFF	; 255
    1280:	2c 96       	adiw	r28, 0x0c	; 12
    1282:	0f b6       	in	r0, 0x3f	; 63
    1284:	f8 94       	cli
    1286:	de bf       	out	0x3e, r29	; 62
    1288:	0f be       	out	0x3f, r0	; 63
    128a:	cd bf       	out	0x3d, r28	; 61
    128c:	df 91       	pop	r29
    128e:	cf 91       	pop	r28
    1290:	1f 91       	pop	r17
    1292:	0f 91       	pop	r16
    1294:	ff 90       	pop	r15
    1296:	ef 90       	pop	r14
    1298:	df 90       	pop	r13
    129a:	cf 90       	pop	r12
    129c:	bf 90       	pop	r11
    129e:	af 90       	pop	r10
    12a0:	9f 90       	pop	r9
    12a2:	8f 90       	pop	r8
    12a4:	7f 90       	pop	r7
    12a6:	6f 90       	pop	r6
    12a8:	5f 90       	pop	r5
    12aa:	4f 90       	pop	r4
    12ac:	3f 90       	pop	r3
    12ae:	2f 90       	pop	r2
    12b0:	08 95       	ret

000012b2 <calloc>:
    12b2:	0f 93       	push	r16
    12b4:	1f 93       	push	r17
    12b6:	cf 93       	push	r28
    12b8:	df 93       	push	r29
    12ba:	86 9f       	mul	r24, r22
    12bc:	80 01       	movw	r16, r0
    12be:	87 9f       	mul	r24, r23
    12c0:	10 0d       	add	r17, r0
    12c2:	96 9f       	mul	r25, r22
    12c4:	10 0d       	add	r17, r0
    12c6:	11 24       	eor	r1, r1
    12c8:	c8 01       	movw	r24, r16
    12ca:	0d d0       	rcall	.+26     	; 0x12e6 <malloc>
    12cc:	ec 01       	movw	r28, r24
    12ce:	00 97       	sbiw	r24, 0x00	; 0
    12d0:	21 f0       	breq	.+8      	; 0x12da <calloc+0x28>
    12d2:	a8 01       	movw	r20, r16
    12d4:	60 e0       	ldi	r22, 0x00	; 0
    12d6:	70 e0       	ldi	r23, 0x00	; 0
    12d8:	38 d1       	rcall	.+624    	; 0x154a <memset>
    12da:	ce 01       	movw	r24, r28
    12dc:	df 91       	pop	r29
    12de:	cf 91       	pop	r28
    12e0:	1f 91       	pop	r17
    12e2:	0f 91       	pop	r16
    12e4:	08 95       	ret

000012e6 <malloc>:
    12e6:	cf 93       	push	r28
    12e8:	df 93       	push	r29
    12ea:	82 30       	cpi	r24, 0x02	; 2
    12ec:	91 05       	cpc	r25, r1
    12ee:	10 f4       	brcc	.+4      	; 0x12f4 <malloc+0xe>
    12f0:	82 e0       	ldi	r24, 0x02	; 2
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	e0 91 c5 02 	lds	r30, 0x02C5
    12f8:	f0 91 c6 02 	lds	r31, 0x02C6
    12fc:	20 e0       	ldi	r18, 0x00	; 0
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	a0 e0       	ldi	r26, 0x00	; 0
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	30 97       	sbiw	r30, 0x00	; 0
    1306:	39 f1       	breq	.+78     	; 0x1356 <malloc+0x70>
    1308:	40 81       	ld	r20, Z
    130a:	51 81       	ldd	r21, Z+1	; 0x01
    130c:	48 17       	cp	r20, r24
    130e:	59 07       	cpc	r21, r25
    1310:	b8 f0       	brcs	.+46     	; 0x1340 <malloc+0x5a>
    1312:	48 17       	cp	r20, r24
    1314:	59 07       	cpc	r21, r25
    1316:	71 f4       	brne	.+28     	; 0x1334 <malloc+0x4e>
    1318:	82 81       	ldd	r24, Z+2	; 0x02
    131a:	93 81       	ldd	r25, Z+3	; 0x03
    131c:	10 97       	sbiw	r26, 0x00	; 0
    131e:	29 f0       	breq	.+10     	; 0x132a <malloc+0x44>
    1320:	13 96       	adiw	r26, 0x03	; 3
    1322:	9c 93       	st	X, r25
    1324:	8e 93       	st	-X, r24
    1326:	12 97       	sbiw	r26, 0x02	; 2
    1328:	2c c0       	rjmp	.+88     	; 0x1382 <malloc+0x9c>
    132a:	90 93 c6 02 	sts	0x02C6, r25
    132e:	80 93 c5 02 	sts	0x02C5, r24
    1332:	27 c0       	rjmp	.+78     	; 0x1382 <malloc+0x9c>
    1334:	21 15       	cp	r18, r1
    1336:	31 05       	cpc	r19, r1
    1338:	31 f0       	breq	.+12     	; 0x1346 <malloc+0x60>
    133a:	42 17       	cp	r20, r18
    133c:	53 07       	cpc	r21, r19
    133e:	18 f0       	brcs	.+6      	; 0x1346 <malloc+0x60>
    1340:	a9 01       	movw	r20, r18
    1342:	db 01       	movw	r26, r22
    1344:	01 c0       	rjmp	.+2      	; 0x1348 <malloc+0x62>
    1346:	ef 01       	movw	r28, r30
    1348:	9a 01       	movw	r18, r20
    134a:	bd 01       	movw	r22, r26
    134c:	df 01       	movw	r26, r30
    134e:	02 80       	ldd	r0, Z+2	; 0x02
    1350:	f3 81       	ldd	r31, Z+3	; 0x03
    1352:	e0 2d       	mov	r30, r0
    1354:	d7 cf       	rjmp	.-82     	; 0x1304 <malloc+0x1e>
    1356:	21 15       	cp	r18, r1
    1358:	31 05       	cpc	r19, r1
    135a:	f9 f0       	breq	.+62     	; 0x139a <malloc+0xb4>
    135c:	28 1b       	sub	r18, r24
    135e:	39 0b       	sbc	r19, r25
    1360:	24 30       	cpi	r18, 0x04	; 4
    1362:	31 05       	cpc	r19, r1
    1364:	80 f4       	brcc	.+32     	; 0x1386 <malloc+0xa0>
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	9b 81       	ldd	r25, Y+3	; 0x03
    136a:	61 15       	cp	r22, r1
    136c:	71 05       	cpc	r23, r1
    136e:	21 f0       	breq	.+8      	; 0x1378 <malloc+0x92>
    1370:	fb 01       	movw	r30, r22
    1372:	93 83       	std	Z+3, r25	; 0x03
    1374:	82 83       	std	Z+2, r24	; 0x02
    1376:	04 c0       	rjmp	.+8      	; 0x1380 <malloc+0x9a>
    1378:	90 93 c6 02 	sts	0x02C6, r25
    137c:	80 93 c5 02 	sts	0x02C5, r24
    1380:	fe 01       	movw	r30, r28
    1382:	32 96       	adiw	r30, 0x02	; 2
    1384:	44 c0       	rjmp	.+136    	; 0x140e <malloc+0x128>
    1386:	fe 01       	movw	r30, r28
    1388:	e2 0f       	add	r30, r18
    138a:	f3 1f       	adc	r31, r19
    138c:	81 93       	st	Z+, r24
    138e:	91 93       	st	Z+, r25
    1390:	22 50       	subi	r18, 0x02	; 2
    1392:	31 09       	sbc	r19, r1
    1394:	39 83       	std	Y+1, r19	; 0x01
    1396:	28 83       	st	Y, r18
    1398:	3a c0       	rjmp	.+116    	; 0x140e <malloc+0x128>
    139a:	20 91 c3 02 	lds	r18, 0x02C3
    139e:	30 91 c4 02 	lds	r19, 0x02C4
    13a2:	23 2b       	or	r18, r19
    13a4:	41 f4       	brne	.+16     	; 0x13b6 <malloc+0xd0>
    13a6:	20 91 02 02 	lds	r18, 0x0202
    13aa:	30 91 03 02 	lds	r19, 0x0203
    13ae:	30 93 c4 02 	sts	0x02C4, r19
    13b2:	20 93 c3 02 	sts	0x02C3, r18
    13b6:	20 91 00 02 	lds	r18, 0x0200
    13ba:	30 91 01 02 	lds	r19, 0x0201
    13be:	21 15       	cp	r18, r1
    13c0:	31 05       	cpc	r19, r1
    13c2:	41 f4       	brne	.+16     	; 0x13d4 <malloc+0xee>
    13c4:	2d b7       	in	r18, 0x3d	; 61
    13c6:	3e b7       	in	r19, 0x3e	; 62
    13c8:	40 91 04 02 	lds	r20, 0x0204
    13cc:	50 91 05 02 	lds	r21, 0x0205
    13d0:	24 1b       	sub	r18, r20
    13d2:	35 0b       	sbc	r19, r21
    13d4:	e0 91 c3 02 	lds	r30, 0x02C3
    13d8:	f0 91 c4 02 	lds	r31, 0x02C4
    13dc:	e2 17       	cp	r30, r18
    13de:	f3 07       	cpc	r31, r19
    13e0:	a0 f4       	brcc	.+40     	; 0x140a <malloc+0x124>
    13e2:	2e 1b       	sub	r18, r30
    13e4:	3f 0b       	sbc	r19, r31
    13e6:	28 17       	cp	r18, r24
    13e8:	39 07       	cpc	r19, r25
    13ea:	78 f0       	brcs	.+30     	; 0x140a <malloc+0x124>
    13ec:	ac 01       	movw	r20, r24
    13ee:	4e 5f       	subi	r20, 0xFE	; 254
    13f0:	5f 4f       	sbci	r21, 0xFF	; 255
    13f2:	24 17       	cp	r18, r20
    13f4:	35 07       	cpc	r19, r21
    13f6:	48 f0       	brcs	.+18     	; 0x140a <malloc+0x124>
    13f8:	4e 0f       	add	r20, r30
    13fa:	5f 1f       	adc	r21, r31
    13fc:	50 93 c4 02 	sts	0x02C4, r21
    1400:	40 93 c3 02 	sts	0x02C3, r20
    1404:	81 93       	st	Z+, r24
    1406:	91 93       	st	Z+, r25
    1408:	02 c0       	rjmp	.+4      	; 0x140e <malloc+0x128>
    140a:	e0 e0       	ldi	r30, 0x00	; 0
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	cf 01       	movw	r24, r30
    1410:	df 91       	pop	r29
    1412:	cf 91       	pop	r28
    1414:	08 95       	ret

00001416 <free>:
    1416:	cf 93       	push	r28
    1418:	df 93       	push	r29
    141a:	00 97       	sbiw	r24, 0x00	; 0
    141c:	09 f4       	brne	.+2      	; 0x1420 <free+0xa>
    141e:	87 c0       	rjmp	.+270    	; 0x152e <free+0x118>
    1420:	fc 01       	movw	r30, r24
    1422:	32 97       	sbiw	r30, 0x02	; 2
    1424:	13 82       	std	Z+3, r1	; 0x03
    1426:	12 82       	std	Z+2, r1	; 0x02
    1428:	c0 91 c5 02 	lds	r28, 0x02C5
    142c:	d0 91 c6 02 	lds	r29, 0x02C6
    1430:	20 97       	sbiw	r28, 0x00	; 0
    1432:	81 f4       	brne	.+32     	; 0x1454 <free+0x3e>
    1434:	20 81       	ld	r18, Z
    1436:	31 81       	ldd	r19, Z+1	; 0x01
    1438:	28 0f       	add	r18, r24
    143a:	39 1f       	adc	r19, r25
    143c:	80 91 c3 02 	lds	r24, 0x02C3
    1440:	90 91 c4 02 	lds	r25, 0x02C4
    1444:	82 17       	cp	r24, r18
    1446:	93 07       	cpc	r25, r19
    1448:	79 f5       	brne	.+94     	; 0x14a8 <free+0x92>
    144a:	f0 93 c4 02 	sts	0x02C4, r31
    144e:	e0 93 c3 02 	sts	0x02C3, r30
    1452:	6d c0       	rjmp	.+218    	; 0x152e <free+0x118>
    1454:	de 01       	movw	r26, r28
    1456:	20 e0       	ldi	r18, 0x00	; 0
    1458:	30 e0       	ldi	r19, 0x00	; 0
    145a:	ae 17       	cp	r26, r30
    145c:	bf 07       	cpc	r27, r31
    145e:	50 f4       	brcc	.+20     	; 0x1474 <free+0x5e>
    1460:	12 96       	adiw	r26, 0x02	; 2
    1462:	4d 91       	ld	r20, X+
    1464:	5c 91       	ld	r21, X
    1466:	13 97       	sbiw	r26, 0x03	; 3
    1468:	9d 01       	movw	r18, r26
    146a:	41 15       	cp	r20, r1
    146c:	51 05       	cpc	r21, r1
    146e:	09 f1       	breq	.+66     	; 0x14b2 <free+0x9c>
    1470:	da 01       	movw	r26, r20
    1472:	f3 cf       	rjmp	.-26     	; 0x145a <free+0x44>
    1474:	b3 83       	std	Z+3, r27	; 0x03
    1476:	a2 83       	std	Z+2, r26	; 0x02
    1478:	40 81       	ld	r20, Z
    147a:	51 81       	ldd	r21, Z+1	; 0x01
    147c:	84 0f       	add	r24, r20
    147e:	95 1f       	adc	r25, r21
    1480:	8a 17       	cp	r24, r26
    1482:	9b 07       	cpc	r25, r27
    1484:	71 f4       	brne	.+28     	; 0x14a2 <free+0x8c>
    1486:	8d 91       	ld	r24, X+
    1488:	9c 91       	ld	r25, X
    148a:	11 97       	sbiw	r26, 0x01	; 1
    148c:	84 0f       	add	r24, r20
    148e:	95 1f       	adc	r25, r21
    1490:	02 96       	adiw	r24, 0x02	; 2
    1492:	91 83       	std	Z+1, r25	; 0x01
    1494:	80 83       	st	Z, r24
    1496:	12 96       	adiw	r26, 0x02	; 2
    1498:	8d 91       	ld	r24, X+
    149a:	9c 91       	ld	r25, X
    149c:	13 97       	sbiw	r26, 0x03	; 3
    149e:	93 83       	std	Z+3, r25	; 0x03
    14a0:	82 83       	std	Z+2, r24	; 0x02
    14a2:	21 15       	cp	r18, r1
    14a4:	31 05       	cpc	r19, r1
    14a6:	29 f4       	brne	.+10     	; 0x14b2 <free+0x9c>
    14a8:	f0 93 c6 02 	sts	0x02C6, r31
    14ac:	e0 93 c5 02 	sts	0x02C5, r30
    14b0:	3e c0       	rjmp	.+124    	; 0x152e <free+0x118>
    14b2:	d9 01       	movw	r26, r18
    14b4:	13 96       	adiw	r26, 0x03	; 3
    14b6:	fc 93       	st	X, r31
    14b8:	ee 93       	st	-X, r30
    14ba:	12 97       	sbiw	r26, 0x02	; 2
    14bc:	4d 91       	ld	r20, X+
    14be:	5d 91       	ld	r21, X+
    14c0:	a4 0f       	add	r26, r20
    14c2:	b5 1f       	adc	r27, r21
    14c4:	ea 17       	cp	r30, r26
    14c6:	fb 07       	cpc	r31, r27
    14c8:	79 f4       	brne	.+30     	; 0x14e8 <free+0xd2>
    14ca:	80 81       	ld	r24, Z
    14cc:	91 81       	ldd	r25, Z+1	; 0x01
    14ce:	84 0f       	add	r24, r20
    14d0:	95 1f       	adc	r25, r21
    14d2:	02 96       	adiw	r24, 0x02	; 2
    14d4:	d9 01       	movw	r26, r18
    14d6:	11 96       	adiw	r26, 0x01	; 1
    14d8:	9c 93       	st	X, r25
    14da:	8e 93       	st	-X, r24
    14dc:	82 81       	ldd	r24, Z+2	; 0x02
    14de:	93 81       	ldd	r25, Z+3	; 0x03
    14e0:	13 96       	adiw	r26, 0x03	; 3
    14e2:	9c 93       	st	X, r25
    14e4:	8e 93       	st	-X, r24
    14e6:	12 97       	sbiw	r26, 0x02	; 2
    14e8:	e0 e0       	ldi	r30, 0x00	; 0
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	8a 81       	ldd	r24, Y+2	; 0x02
    14ee:	9b 81       	ldd	r25, Y+3	; 0x03
    14f0:	00 97       	sbiw	r24, 0x00	; 0
    14f2:	19 f0       	breq	.+6      	; 0x14fa <free+0xe4>
    14f4:	fe 01       	movw	r30, r28
    14f6:	ec 01       	movw	r28, r24
    14f8:	f9 cf       	rjmp	.-14     	; 0x14ec <free+0xd6>
    14fa:	ce 01       	movw	r24, r28
    14fc:	02 96       	adiw	r24, 0x02	; 2
    14fe:	28 81       	ld	r18, Y
    1500:	39 81       	ldd	r19, Y+1	; 0x01
    1502:	82 0f       	add	r24, r18
    1504:	93 1f       	adc	r25, r19
    1506:	20 91 c3 02 	lds	r18, 0x02C3
    150a:	30 91 c4 02 	lds	r19, 0x02C4
    150e:	28 17       	cp	r18, r24
    1510:	39 07       	cpc	r19, r25
    1512:	69 f4       	brne	.+26     	; 0x152e <free+0x118>
    1514:	30 97       	sbiw	r30, 0x00	; 0
    1516:	29 f4       	brne	.+10     	; 0x1522 <free+0x10c>
    1518:	10 92 c6 02 	sts	0x02C6, r1
    151c:	10 92 c5 02 	sts	0x02C5, r1
    1520:	02 c0       	rjmp	.+4      	; 0x1526 <free+0x110>
    1522:	13 82       	std	Z+3, r1	; 0x03
    1524:	12 82       	std	Z+2, r1	; 0x02
    1526:	d0 93 c4 02 	sts	0x02C4, r29
    152a:	c0 93 c3 02 	sts	0x02C3, r28
    152e:	df 91       	pop	r29
    1530:	cf 91       	pop	r28
    1532:	08 95       	ret

00001534 <strnlen_P>:
    1534:	fc 01       	movw	r30, r24
    1536:	05 90       	lpm	r0, Z+
    1538:	61 50       	subi	r22, 0x01	; 1
    153a:	70 40       	sbci	r23, 0x00	; 0
    153c:	01 10       	cpse	r0, r1
    153e:	d8 f7       	brcc	.-10     	; 0x1536 <strnlen_P+0x2>
    1540:	80 95       	com	r24
    1542:	90 95       	com	r25
    1544:	8e 0f       	add	r24, r30
    1546:	9f 1f       	adc	r25, r31
    1548:	08 95       	ret

0000154a <memset>:
    154a:	dc 01       	movw	r26, r24
    154c:	01 c0       	rjmp	.+2      	; 0x1550 <memset+0x6>
    154e:	6d 93       	st	X+, r22
    1550:	41 50       	subi	r20, 0x01	; 1
    1552:	50 40       	sbci	r21, 0x00	; 0
    1554:	e0 f7       	brcc	.-8      	; 0x154e <memset+0x4>
    1556:	08 95       	ret

00001558 <strnlen>:
    1558:	fc 01       	movw	r30, r24
    155a:	61 50       	subi	r22, 0x01	; 1
    155c:	70 40       	sbci	r23, 0x00	; 0
    155e:	01 90       	ld	r0, Z+
    1560:	01 10       	cpse	r0, r1
    1562:	d8 f7       	brcc	.-10     	; 0x155a <strnlen+0x2>
    1564:	80 95       	com	r24
    1566:	90 95       	com	r25
    1568:	8e 0f       	add	r24, r30
    156a:	9f 1f       	adc	r25, r31
    156c:	08 95       	ret

0000156e <fputc>:
    156e:	0f 93       	push	r16
    1570:	1f 93       	push	r17
    1572:	cf 93       	push	r28
    1574:	df 93       	push	r29
    1576:	18 2f       	mov	r17, r24
    1578:	09 2f       	mov	r16, r25
    157a:	eb 01       	movw	r28, r22
    157c:	8b 81       	ldd	r24, Y+3	; 0x03
    157e:	81 fd       	sbrc	r24, 1
    1580:	03 c0       	rjmp	.+6      	; 0x1588 <fputc+0x1a>
    1582:	8f ef       	ldi	r24, 0xFF	; 255
    1584:	9f ef       	ldi	r25, 0xFF	; 255
    1586:	20 c0       	rjmp	.+64     	; 0x15c8 <fputc+0x5a>
    1588:	82 ff       	sbrs	r24, 2
    158a:	10 c0       	rjmp	.+32     	; 0x15ac <fputc+0x3e>
    158c:	4e 81       	ldd	r20, Y+6	; 0x06
    158e:	5f 81       	ldd	r21, Y+7	; 0x07
    1590:	2c 81       	ldd	r18, Y+4	; 0x04
    1592:	3d 81       	ldd	r19, Y+5	; 0x05
    1594:	42 17       	cp	r20, r18
    1596:	53 07       	cpc	r21, r19
    1598:	7c f4       	brge	.+30     	; 0x15b8 <fputc+0x4a>
    159a:	e8 81       	ld	r30, Y
    159c:	f9 81       	ldd	r31, Y+1	; 0x01
    159e:	9f 01       	movw	r18, r30
    15a0:	2f 5f       	subi	r18, 0xFF	; 255
    15a2:	3f 4f       	sbci	r19, 0xFF	; 255
    15a4:	39 83       	std	Y+1, r19	; 0x01
    15a6:	28 83       	st	Y, r18
    15a8:	10 83       	st	Z, r17
    15aa:	06 c0       	rjmp	.+12     	; 0x15b8 <fputc+0x4a>
    15ac:	e8 85       	ldd	r30, Y+8	; 0x08
    15ae:	f9 85       	ldd	r31, Y+9	; 0x09
    15b0:	81 2f       	mov	r24, r17
    15b2:	19 95       	eicall
    15b4:	89 2b       	or	r24, r25
    15b6:	29 f7       	brne	.-54     	; 0x1582 <fputc+0x14>
    15b8:	2e 81       	ldd	r18, Y+6	; 0x06
    15ba:	3f 81       	ldd	r19, Y+7	; 0x07
    15bc:	2f 5f       	subi	r18, 0xFF	; 255
    15be:	3f 4f       	sbci	r19, 0xFF	; 255
    15c0:	3f 83       	std	Y+7, r19	; 0x07
    15c2:	2e 83       	std	Y+6, r18	; 0x06
    15c4:	81 2f       	mov	r24, r17
    15c6:	90 2f       	mov	r25, r16
    15c8:	df 91       	pop	r29
    15ca:	cf 91       	pop	r28
    15cc:	1f 91       	pop	r17
    15ce:	0f 91       	pop	r16
    15d0:	08 95       	ret

000015d2 <__ultoa_invert>:
    15d2:	fa 01       	movw	r30, r20
    15d4:	aa 27       	eor	r26, r26
    15d6:	28 30       	cpi	r18, 0x08	; 8
    15d8:	51 f1       	breq	.+84     	; 0x162e <__ultoa_invert+0x5c>
    15da:	20 31       	cpi	r18, 0x10	; 16
    15dc:	81 f1       	breq	.+96     	; 0x163e <__ultoa_invert+0x6c>
    15de:	e8 94       	clt
    15e0:	6f 93       	push	r22
    15e2:	6e 7f       	andi	r22, 0xFE	; 254
    15e4:	6e 5f       	subi	r22, 0xFE	; 254
    15e6:	7f 4f       	sbci	r23, 0xFF	; 255
    15e8:	8f 4f       	sbci	r24, 0xFF	; 255
    15ea:	9f 4f       	sbci	r25, 0xFF	; 255
    15ec:	af 4f       	sbci	r26, 0xFF	; 255
    15ee:	b1 e0       	ldi	r27, 0x01	; 1
    15f0:	3e d0       	rcall	.+124    	; 0x166e <__ultoa_invert+0x9c>
    15f2:	b4 e0       	ldi	r27, 0x04	; 4
    15f4:	3c d0       	rcall	.+120    	; 0x166e <__ultoa_invert+0x9c>
    15f6:	67 0f       	add	r22, r23
    15f8:	78 1f       	adc	r23, r24
    15fa:	89 1f       	adc	r24, r25
    15fc:	9a 1f       	adc	r25, r26
    15fe:	a1 1d       	adc	r26, r1
    1600:	68 0f       	add	r22, r24
    1602:	79 1f       	adc	r23, r25
    1604:	8a 1f       	adc	r24, r26
    1606:	91 1d       	adc	r25, r1
    1608:	a1 1d       	adc	r26, r1
    160a:	6a 0f       	add	r22, r26
    160c:	71 1d       	adc	r23, r1
    160e:	81 1d       	adc	r24, r1
    1610:	91 1d       	adc	r25, r1
    1612:	a1 1d       	adc	r26, r1
    1614:	20 d0       	rcall	.+64     	; 0x1656 <__ultoa_invert+0x84>
    1616:	09 f4       	brne	.+2      	; 0x161a <__ultoa_invert+0x48>
    1618:	68 94       	set
    161a:	3f 91       	pop	r19
    161c:	2a e0       	ldi	r18, 0x0A	; 10
    161e:	26 9f       	mul	r18, r22
    1620:	11 24       	eor	r1, r1
    1622:	30 19       	sub	r19, r0
    1624:	30 5d       	subi	r19, 0xD0	; 208
    1626:	31 93       	st	Z+, r19
    1628:	de f6       	brtc	.-74     	; 0x15e0 <__ultoa_invert+0xe>
    162a:	cf 01       	movw	r24, r30
    162c:	08 95       	ret
    162e:	46 2f       	mov	r20, r22
    1630:	47 70       	andi	r20, 0x07	; 7
    1632:	40 5d       	subi	r20, 0xD0	; 208
    1634:	41 93       	st	Z+, r20
    1636:	b3 e0       	ldi	r27, 0x03	; 3
    1638:	0f d0       	rcall	.+30     	; 0x1658 <__ultoa_invert+0x86>
    163a:	c9 f7       	brne	.-14     	; 0x162e <__ultoa_invert+0x5c>
    163c:	f6 cf       	rjmp	.-20     	; 0x162a <__ultoa_invert+0x58>
    163e:	46 2f       	mov	r20, r22
    1640:	4f 70       	andi	r20, 0x0F	; 15
    1642:	40 5d       	subi	r20, 0xD0	; 208
    1644:	4a 33       	cpi	r20, 0x3A	; 58
    1646:	18 f0       	brcs	.+6      	; 0x164e <__ultoa_invert+0x7c>
    1648:	49 5d       	subi	r20, 0xD9	; 217
    164a:	31 fd       	sbrc	r19, 1
    164c:	40 52       	subi	r20, 0x20	; 32
    164e:	41 93       	st	Z+, r20
    1650:	02 d0       	rcall	.+4      	; 0x1656 <__ultoa_invert+0x84>
    1652:	a9 f7       	brne	.-22     	; 0x163e <__ultoa_invert+0x6c>
    1654:	ea cf       	rjmp	.-44     	; 0x162a <__ultoa_invert+0x58>
    1656:	b4 e0       	ldi	r27, 0x04	; 4
    1658:	a6 95       	lsr	r26
    165a:	97 95       	ror	r25
    165c:	87 95       	ror	r24
    165e:	77 95       	ror	r23
    1660:	67 95       	ror	r22
    1662:	ba 95       	dec	r27
    1664:	c9 f7       	brne	.-14     	; 0x1658 <__ultoa_invert+0x86>
    1666:	00 97       	sbiw	r24, 0x00	; 0
    1668:	61 05       	cpc	r22, r1
    166a:	71 05       	cpc	r23, r1
    166c:	08 95       	ret
    166e:	9b 01       	movw	r18, r22
    1670:	ac 01       	movw	r20, r24
    1672:	0a 2e       	mov	r0, r26
    1674:	06 94       	lsr	r0
    1676:	57 95       	ror	r21
    1678:	47 95       	ror	r20
    167a:	37 95       	ror	r19
    167c:	27 95       	ror	r18
    167e:	ba 95       	dec	r27
    1680:	c9 f7       	brne	.-14     	; 0x1674 <__ultoa_invert+0xa2>
    1682:	62 0f       	add	r22, r18
    1684:	73 1f       	adc	r23, r19
    1686:	84 1f       	adc	r24, r20
    1688:	95 1f       	adc	r25, r21
    168a:	a0 1d       	adc	r26, r0
    168c:	08 95       	ret

0000168e <_exit>:
    168e:	f8 94       	cli

00001690 <__stop_program>:
    1690:	ff cf       	rjmp	.-2      	; 0x1690 <__stop_program>
