Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Thu Mar 15 13:27:29 2018
| Host             : ensc-pit-07 running 64-bit major release  (build 9200)
| Command          : report_power -file dma_design_1_wrapper_power_routed.rpt -pb dma_design_1_wrapper_power_summary_routed.pb -rpx dma_design_1_wrapper_power_routed.rpx
| Design           : dma_design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.836        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.687        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.8         |
| Junction Temperature (C) | 46.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |        6 |       --- |             --- |
| Slice Logic              |     0.004 |     8247 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2746 |     53200 |            5.16 |
|   CARRY4                 |    <0.001 |      153 |     13300 |            1.15 |
|   Register               |    <0.001 |     3991 |    106400 |            3.75 |
|   LUT as Distributed RAM |    <0.001 |       92 |     17400 |            0.53 |
|   LUT as Shift Register  |    <0.001 |      132 |     17400 |            0.76 |
|   Others                 |     0.000 |      499 |       --- |             --- |
| Signals                  |     0.006 |     6089 |       --- |             --- |
| Block RAM                |    <0.001 |        3 |       140 |            2.14 |
| MMCM                     |     0.121 |        1 |         4 |           25.00 |
| I/O                      |     0.004 |       27 |       200 |           13.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.149 |          |           |                 |
| Total                    |     1.836 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.029 |      0.016 |
| Vccaux    |       1.800 |     0.083 |       0.067 |      0.016 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                                   | Constraint (ns) |
+-------------------+--------------------------------------------------------------------------+-----------------+
| clk_feedback      | dma_design_1_i/audio_testbench_0/U0/i_audio/i_clocking/clk_feedback      |            50.0 |
| clk_fpga_0        | dma_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| clk_fpga_1        | dma_design_1_i/processing_system7_0/inst/FCLK_CLK1                       |            25.0 |
| zed_audio_clk_48M | dma_design_1_i/audio_testbench_0/U0/i_audio/i_clocking/zed_audio_clk_48M |            20.8 |
+-------------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| dma_design_1_wrapper                                                                  |     1.687 |
|   dma_design_1_i                                                                      |     1.683 |
|     Debounce_0                                                                        |    <0.001 |
|       U0                                                                              |    <0.001 |
|     LSFR_0                                                                            |    <0.001 |
|       U0                                                                              |    <0.001 |
|     audio_testbench_0                                                                 |     0.125 |
|       U0                                                                              |     0.125 |
|         i_audio                                                                       |     0.123 |
|           Inst_adau1761_izedboard                                                     |     0.002 |
|             Inst_i2c                                                                  |     0.001 |
|               Inst_adau1761_configuraiton_data                                        |    <0.001 |
|               Inst_i3c2                                                               |    <0.001 |
|             Inst_i2s_data_interface                                                   |    <0.001 |
|             i_ADAU1761_interface                                                      |    <0.001 |
|             i_i2s_sda_obuf                                                            |     0.000 |
|           i_clocking                                                                  |     0.121 |
|     axi_gpio_0                                                                        |    <0.001 |
|       U0                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                          |    <0.001 |
|             I_DECODER                                                                 |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                            |    <0.001 |
|         gpio_core_1                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                 |    <0.001 |
|     axi_gpio_1                                                                        |    <0.001 |
|       U0                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                          |    <0.001 |
|             I_DECODER                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|         gpio_core_1                                                                   |    <0.001 |
|     axi_gpio_2                                                                        |    <0.001 |
|       U0                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                          |    <0.001 |
|             I_DECODER                                                                 |    <0.001 |
|         gpio_core_1                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                 |    <0.001 |
|     axi_gpio_3                                                                        |    <0.001 |
|       U0                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                          |    <0.001 |
|             I_DECODER                                                                 |    <0.001 |
|         gpio_core_1                                                                   |    <0.001 |
|     axi_gpio_4                                                                        |    <0.001 |
|       U0                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                          |    <0.001 |
|             I_DECODER                                                                 |    <0.001 |
|         gpio_core_1                                                                   |    <0.001 |
|     axi_smc                                                                           |     0.006 |
|       inst                                                                            |     0.006 |
|         clk_map                                                                       |    <0.001 |
|           psr_aclk                                                                    |    <0.001 |
|             U0                                                                        |    <0.001 |
|               EXT_LPF                                                                 |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|               SEQ                                                                     |    <0.001 |
|                 SEQ_COUNTER                                                           |    <0.001 |
|         m00_exit_pipeline                                                             |     0.002 |
|           m00_exit                                                                    |     0.002 |
|             inst                                                                      |     0.002 |
|               ar_reg                                                                  |    <0.001 |
|               exit_inst                                                               |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                             |    <0.001 |
|                   gen_srls[12].srl_nx1                                                |    <0.001 |
|                   gen_srls[13].srl_nx1                                                |    <0.001 |
|                   gen_srls[14].srl_nx1                                                |    <0.001 |
|                   gen_srls[15].srl_nx1                                                |    <0.001 |
|               r_reg                                                                   |     0.001 |
|               splitter_inst                                                           |    <0.001 |
|                 gen_axi3.axi3_conv_inst                                               |    <0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                 |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                             |    <0.001 |
|                   USE_WRITE.write_addr_inst                                           |    <0.001 |
|         s00_entry_pipeline                                                            |     0.002 |
|           s00_mmu                                                                     |     0.002 |
|             inst                                                                      |     0.002 |
|               ar_reg_stall                                                            |    <0.001 |
|               ar_sreg                                                                 |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                          |    <0.001 |
|               r_sreg                                                                  |    <0.001 |
|           s00_si_converter                                                            |    <0.001 |
|             inst                                                                      |    <0.001 |
|         s00_nodes                                                                     |     0.002 |
|           s00_ar_node                                                                 |    <0.001 |
|             inst                                                                      |    <0.001 |
|               inst_mi_handler                                                         |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                      |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                      |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                    |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                           |    <0.001 |
|               inst_si_handler                                                         |    <0.001 |
|                 inst_arb_stall_late                                                   |    <0.001 |
|           s00_r_node                                                                  |     0.001 |
|             inst                                                                      |     0.001 |
|               inst_mi_handler                                                         |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                       |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                      |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                      |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                    |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                           |    <0.001 |
|               inst_si_handler                                                         |    <0.001 |
|                 inst_arb_stall_late                                                   |    <0.001 |
|     axi_vdma_0                                                                        |     0.007 |
|       U0                                                                              |     0.007 |
|         AXI_LITE_REG_INTERFACE_I                                                      |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                               |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I  |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                      |     0.001 |
|           I_CMDSTS                                                                    |    <0.001 |
|           I_SM                                                                        |    <0.001 |
|           I_STS_MNGR                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                             |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                   |     0.000 |
|           VIDEO_REG_I                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                           |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO        |    <0.001 |
|             fg_inst                                                                   |    <0.001 |
|               inst_fifo_gen                                                           |    <0.001 |
|                 gconvfifo.rf                                                          |    <0.001 |
|                   grf.rf                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                               |    <0.001 |
|                       grss.rsts                                                       |    <0.001 |
|                         c1                                                            |    <0.001 |
|                         c2                                                            |    <0.001 |
|                       rpntr                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                       gwss.wsts                                                       |    <0.001 |
|                         c0                                                            |    <0.001 |
|                         c1                                                            |    <0.001 |
|                       wpntr                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                        |    <0.001 |
|                         inst_blk_mem_gen                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                             valid.cstr                                                |    <0.001 |
|                               ramloop[0].ram.r                                        |    <0.001 |
|                                 prim_noinit.ram                                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                             |    <0.001 |
|           I_DMA_REGISTER                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                             |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                             |     0.002 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                           |     0.002 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                               |    <0.001 |
|               I_DATA_FIFO                                                             |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                           |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                |    <0.001 |
|                     xpm_fifo_base_inst                                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                 |    <0.001 |
|                       rdp_inst                                                        |    <0.001 |
|                       rdpp1_inst                                                      |    <0.001 |
|                       wrp_inst                                                        |    <0.001 |
|                       wrpp1_inst                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                               |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                     DYNSHREG_F_I                                                      |    <0.001 |
|             I_ADDR_CNTL                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                     DYNSHREG_F_I                                                      |    <0.001 |
|             I_CMD_STATUS                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                     DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                     DYNSHREG_F_I                                                      |    <0.001 |
|             I_MSTR_PCC                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                     DYNSHREG_F_I                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                         |    <0.001 |
|             I_RESET                                                                   |    <0.001 |
|         I_RST_MODULE                                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                      |    <0.001 |
|     fifo_generator_0                                                                  |    <0.001 |
|       U0                                                                              |    <0.001 |
|         inst_fifo_gen                                                                 |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|             grf.rf                                                                    |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                     |    <0.001 |
|                 gras.rsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwas.wsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                   inst_blk_mem_gen                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                       valid.cstr                                                      |    <0.001 |
|                         ramloop[0].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     proc_sys_reset_0                                                                  |    <0.001 |
|       U0                                                                              |    <0.001 |
|         EXT_LPF                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |    <0.001 |
|         SEQ                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                 |    <0.001 |
|     processing_system7_0                                                              |     1.534 |
|       inst                                                                            |     1.534 |
|     ps7_0_axi_periph                                                                  |     0.005 |
|       s00_couplers                                                                    |     0.005 |
|         auto_pc                                                                       |     0.005 |
|           inst                                                                        |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.005 |
|               RD.ar_channel_0                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                          |    <0.001 |
|                 cmd_translator_0                                                      |    <0.001 |
|                   incr_cmd_0                                                          |    <0.001 |
|                   wrap_cmd_0                                                          |    <0.001 |
|               RD.r_channel_0                                                          |    <0.001 |
|                 rd_data_fifo_0                                                        |    <0.001 |
|                 transaction_fifo_0                                                    |    <0.001 |
|               SI_REG                                                                  |     0.002 |
|                 gen_simple_ar.ar_pipe                                                 |    <0.001 |
|                 gen_simple_aw.aw_pipe                                                 |    <0.001 |
|                 gen_simple_b.b_pipe                                                   |    <0.001 |
|                 gen_simple_r.r_pipe                                                   |    <0.001 |
|               WR.aw_channel_0                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                          |    <0.001 |
|                 cmd_translator_0                                                      |    <0.001 |
|                   incr_cmd_0                                                          |    <0.001 |
|                   wrap_cmd_0                                                          |    <0.001 |
|               WR.b_channel_0                                                          |    <0.001 |
|                 bid_fifo_0                                                            |    <0.001 |
|                 bresp_fifo_0                                                          |    <0.001 |
|       xbar                                                                            |    <0.001 |
|         inst                                                                          |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                    |    <0.001 |
|             addr_arbiter_inst                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                              |    <0.001 |
|             reg_slice_r                                                               |    <0.001 |
|             splitter_ar                                                               |    <0.001 |
|             splitter_aw                                                               |    <0.001 |
|     rst_ps7_0_100M                                                                    |    <0.001 |
|       U0                                                                              |    <0.001 |
|         EXT_LPF                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |    <0.001 |
|         SEQ                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                 |    <0.001 |
|     try_vga_0                                                                         |    <0.001 |
|       U0                                                                              |    <0.001 |
|     xlconcat_0                                                                        |     0.000 |
+---------------------------------------------------------------------------------------+-----------+


