WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 35865916 heartbeat IPC: 0.324 cumulative IPC: 0.1688 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 94648953 heartbeat IPC: 0.1701 cumulative IPC: 0.1697 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 152954517 heartbeat IPC: 0.1715 cumulative IPC: 0.1704 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 210661872 heartbeat IPC: 0.1733 cumulative IPC: 0.1712 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 268082913 heartbeat IPC: 0.1742 cumulative IPC: 0.1719 (Simulation time: 00 hr 13 min 43 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 325012057 heartbeat IPC: 0.1757 cumulative IPC: 0.1725 (Simulation time: 00 hr 16 min 33 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 381505730 heartbeat IPC: 0.177 cumulative IPC: 0.1732 (Simulation time: 00 hr 19 min 22 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 437589074 heartbeat IPC: 0.1783 cumulative IPC: 0.1739 (Simulation time: 00 hr 22 min 10 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 493438433 heartbeat IPC: 0.1791 cumulative IPC: 0.1745 (Simulation time: 00 hr 24 min 57 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_415.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 551734216 heartbeat IPC: 0.1715 cumulative IPC: 0.1742 (Simulation time: 00 hr 27 min 50 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 575267000 cumulative IPC: 0.1738 (Simulation time: 00 hr 29 min 19 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 575267000 cumulative IPC: 0.1738 (Simulation time: 00 hr 29 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_415.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1738 instructions: 100000000 cycles: 575267000
CPU 0 Branch Prediction Accuracy: 77.32% MPKI: 66.96 Average ROB Occupancy at Mispredict: 2.923
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00067
BRANCH_CONDITIONAL: 67
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    3601854 HIT:     153436 MISS:    3448418
LLC LOAD         ACCESS:    2586187 HIT:     107999 MISS:    2478188
LLC RFO          ACCESS:         72 HIT:          0 MISS:         72
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        231 HIT:        231 MISS:          0
LLC TRANSLATION  ACCESS:    1015364 HIT:      45206 MISS:     970158
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 180.9 cycles
cpu0_DTLB TOTAL        ACCESS:   17613902 HIT:   15231306 MISS:    2382596
cpu0_DTLB LOAD         ACCESS:   17613902 HIT:   15231306 MISS:    2382596
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 104.5 cycles
cpu0_ITLB TOTAL        ACCESS:       1731 HIT:       1533 MISS:        198
cpu0_ITLB LOAD         ACCESS:       1731 HIT:       1533 MISS:        198
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 69.14 cycles
cpu0_L1D TOTAL        ACCESS:   19599302 HIT:   14976595 MISS:    4622707
cpu0_L1D LOAD         ACCESS:   17757030 HIT:   14546932 MISS:    3210098
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       1764 HIT:       1437 MISS:        327
cpu0_L1D TRANSLATION  ACCESS:    1840508 HIT:     428226 MISS:    1412282
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 160.7 cycles
cpu0_L1I TOTAL        ACCESS:       2007 HIT:       1855 MISS:        152
cpu0_L1I LOAD         ACCESS:       2007 HIT:       1855 MISS:        152
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 134.1 cycles
cpu0_L2C TOTAL        ACCESS:    4031237 HIT:     429614 MISS:    3601623
cpu0_L2C LOAD         ACCESS:    2618957 HIT:      32770 MISS:    2586187
cpu0_L2C RFO          ACCESS:         72 HIT:          0 MISS:         72
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        231 HIT:        231 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1411977 HIT:     396613 MISS:    1015364
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.2 cycles
cpu0_STLB TOTAL        ACCESS:    1987491 HIT:     497745 MISS:    1489746
cpu0_STLB LOAD         ACCESS:    1987491 HIT:     497745 MISS:    1489746
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 155.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39972
  ROW_BUFFER_MISS:    3408446
 AVG DBUS CONGESTED CYCLE: 3.736
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        149
  FULL:         82
