WARNING: [Common 17-138] Cannot open file : vivado.jou
WARNING: [Common 17-138] Cannot open file : vivado.log

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source common/programFPGA.vivado.tcl
# set DESIGN    [lindex $argv 0]
# set DEVICE    [lindex $argv 1]
# set BIT_FILE  [lindex $argv 2]
# open_hw
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


# refresh_hw_server
# set  targets [get_hw_targets]
# puts "targets: ${targets}"
targets: localhost:3121/xilinx_tcf/Digilent/210279573032A
# current_hw_target [lindex ${targets} 0]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279573032A
# set  devices [get_hw_devices]
# puts "devices: ${devices}"
devices: arm_dap_0 xc7z010_1
# set_property PROGRAM.FILE ${BIT_FILE} [lindex [get_hw_devices] 1]
# program_hw_devices
INFO: [Labtools 27-3164] End of startup status: HIGH
# refresh_hw_device
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 20 17:37:31 2023...
