;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, <-902
	JMN 0, <-902
	JMZ -7, @-20
	JMZ -7, @-20
	JMZ -7, @-0
	SLT 210, 60
	ADD -130, 9
	ADD -130, 9
	SPL <121, 103
	ADD 270, 62
	ADD 270, 62
	JMZ -7, @-20
	SLT 1, <-26
	CMP @121, 103
	SLT 1, <-26
	SPL 0, <-902
	CMP -207, <-126
	CMP #0, -90
	CMP #0, -90
	MOV -1, <-20
	SLT #0, -90
	ADD -1, <-79
	DAT #0, <-902
	SPL 300, 91
	SUB 580, 7
	ADD 210, 60
	ADD 210, 60
	SPL 800, 91
	ADD 210, 60
	MOV -1, <-20
	ADD -1, <-79
	CMP #0, 90
	SPL <127, 106
	CMP #800, 90
	MOV -1, <-20
	CMP #0, 90
	JMP <127, 106
	DAT <121, #102
	ADD -130, 9
	MOV -1, <-20
	MOV -7, <-20
	MOV <6, <-20
	SPL @121, 102
	MOV -4, <-110
	MOV -7, <-20
	DJN -1, @-20
