git clone --depth 1 --no-tags https://github.com/Tarokan/ECE-385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130090102
git clone --depth 1 --no-tags https://github.com/OmarBazaraa/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126892498
git clone --depth 1 --no-tags https://github.com/rajeswarim81/DIGITAL-VLSI-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127084008
git clone --depth 1 --no-tags https://github.com/boning1996/SnakeProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127557928
git clone --depth 1 --no-tags https://github.com/won6463/CSCB58-FINAL-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128658373
git clone --depth 1 --no-tags https://github.com/julianb393/Tic_Tac_Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128682703
git clone --depth 1 --no-tags https://github.com/danielkooeun/MIDI-Fighter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128693453
git clone --depth 1 --no-tags https://github.com/merdoc173/142.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129035488
git clone --depth 1 --no-tags https://github.com/liueric101/SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129979826
git clone --depth 1 --no-tags https://github.com/JunnanLi/UniMon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129989088
git clone --depth 1 --no-tags https://github.com/mahmudsamiunlu/FPGA-Ping-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127675080
git clone --depth 1 --no-tags https://github.com/AitorMML/ArquiPractica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128117636
git clone --depth 1 --no-tags https://github.com/Brithub/MIPSVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128116896
git clone --depth 1 --no-tags https://github.com/IrshadhIbrahim/Galoisfieldmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127330799
git clone --depth 1 --no-tags https://github.com/MartinEmilSaad/Mips-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127443712
git clone --depth 1 --no-tags https://github.com/frank860620/DSDHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125691044
git clone --depth 1 --no-tags https://github.com/eoinoconn/EEEN40280_Assignment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127008853
git clone --depth 1 --no-tags https://github.com/keerthanapolkampally/MiniATMModel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127895834
git clone --depth 1 --no-tags https://github.com/a121529392/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127675128
git clone --depth 1 --no-tags https://github.com/Puplip/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126991924
git clone --depth 1 --no-tags https://github.com/Fan4FPGA/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127093220
git clone --depth 1 --no-tags https://github.com/shafighi/Cartesian-Genetic-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126399617
git clone --depth 1 --no-tags https://github.com/mitchellkingsley/approximate_computing_for_video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126738536
git clone --depth 1 --no-tags https://github.com/higorvital/MI-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126755593
git clone --depth 1 --no-tags https://github.com/Mosh333/ImageDecompressor_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126651661
git clone --depth 1 --no-tags https://github.com/xhuang98/2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126660230
git clone --depth 1 --no-tags https://github.com/BerZerKku/VERILOG_BSK_PRD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127276419
git clone --depth 1 --no-tags https://github.com/MingzheL1u/cpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127253828
git clone --depth 1 --no-tags https://github.com/BrawnyClover/Verilog-Hands-seminar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127364134
git clone --depth 1 --no-tags https://github.com/lonlon11/DODC-3-Binary-to-Hex-Decoder--Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127284262
git clone --depth 1 --no-tags https://github.com/lonlon11/DODC-2-FullAdder--Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127282917
git clone --depth 1 --no-tags https://github.com/pritampatra/Multi-Cycle-Processor-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127649396
git clone --depth 1 --no-tags https://github.com/zakbasil/verilogPrograms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125810811
git clone --depth 1 --no-tags https://github.com/pivaszbs/CA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125938890
git clone --depth 1 --no-tags https://github.com/callmetesla/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127926440
git clone --depth 1 --no-tags https://github.com/aymat13/446.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129166905
git clone --depth 1 --no-tags https://github.com/brandondavidwright/ECE3740-GroupProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130120870
git clone --depth 1 --no-tags https://github.com/SHossamM/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130123663
git clone --depth 1 --no-tags https://github.com/AitorMML/ArquiExamen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128772628
git clone --depth 1 --no-tags https://github.com/volltin/verilog_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128652681
git clone --depth 1 --no-tags https://github.com/otaha2/ECE385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129271291
git clone --depth 1 --no-tags https://github.com/Twood1130/Verilog-PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129250292
git clone --depth 1 --no-tags https://github.com/FelipeSNagel/sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129327492
git clone --depth 1 --no-tags https://github.com/younanNagy/PCI-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127967662
git clone --depth 1 --no-tags https://github.com/katshun0307/simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130170910
git clone --depth 1 --no-tags https://github.com/leobsilva/sistemas_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129453170
git clone --depth 1 --no-tags https://github.com/armonova/LAOC2-pratica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129451176
git clone --depth 1 --no-tags https://github.com/IsaiahGrace/SimpleComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129976907
git clone --depth 1 --no-tags https://github.com/mrstrozy/Assembly-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130234468
git clone --depth 1 --no-tags https://github.com/yaus/verilog_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130234582
git clone --depth 1 --no-tags https://github.com/chprajap/COA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126950440
git clone --depth 1 --no-tags https://github.com/GabrielNegreirosLima/coa1-verilog-TestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127016133
git clone --depth 1 --no-tags https://github.com/s82522658/Digital_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128074408
git clone --depth 1 --no-tags https://github.com/Twood1130/REDCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126543123
git clone --depth 1 --no-tags https://github.com/toshaf/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126554652
git clone --depth 1 --no-tags https://github.com/lawrencechen98/Snake-Remixed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126863580
git clone --depth 1 --no-tags https://github.com/amo25/Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128244920
git clone --depth 1 --no-tags https://github.com/felipeguse/Sistemas_Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128279248
git clone --depth 1 --no-tags https://github.com/diegogo110/Examen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128772569
git clone --depth 1 --no-tags https://github.com/abhilashtuse/Display_Adapter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128730025
git clone --depth 1 --no-tags https://github.com/andrewrgao/CSCB58_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128671114
git clone --depth 1 --no-tags https://github.com/maxam2017/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126370695
git clone --depth 1 --no-tags https://github.com/megari/GSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125900566
git clone --depth 1 --no-tags https://github.com/ParkerMactavish/Logic_Design_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125979783
git clone --depth 1 --no-tags https://github.com/GQY2012/mipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126328886
git clone --depth 1 --no-tags https://github.com/krishneel94/cmpe125.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128271205
git clone --depth 1 --no-tags https://github.com/akw68/RegisterFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129567696
git clone --depth 1 --no-tags https://github.com/sakuraya10/lab7_skeleton_restored.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129184050
git clone --depth 1 --no-tags https://github.com/A7medBahgat/Pipelined-Mips-Processor-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129155813
git clone --depth 1 --no-tags https://github.com/alexeykotelevskiy/partial_reconfig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130384043
git clone --depth 1 --no-tags https://github.com/JoaoHL/tcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130288070
git clone --depth 1 --no-tags https://github.com/yinxx/verilog-modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126419646
git clone --depth 1 --no-tags https://github.com/hhx97/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126014096
git clone --depth 1 --no-tags https://github.com/maswx/CommuPhyLay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126200107
git clone --depth 1 --no-tags https://github.com/asantilli/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126772942
git clone --depth 1 --no-tags https://github.com/mchaudhery/Morse-code-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126562427
git clone --depth 1 --no-tags https://github.com/joeretter/EE460M_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126724104
git clone --depth 1 --no-tags https://github.com/sxzhang11536/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126647921
git clone --depth 1 --no-tags https://github.com/rpybd/Single-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126778822
git clone --depth 1 --no-tags https://github.com/yanwang13/2017-Spring-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127452458
git clone --depth 1 --no-tags https://github.com/chanjeed/3S_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128294280
git clone --depth 1 --no-tags https://github.com/traviskeri/137-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129821318
git clone --depth 1 --no-tags https://github.com/rcetin/cpu-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129603960
git clone --depth 1 --no-tags https://github.com/luanduyle/big_ex2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129627411
git clone --depth 1 --no-tags https://github.com/zhan6841/5-stage-pipeline-CPU-in-MIPS-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125786324
git clone --depth 1 --no-tags https://github.com/chengzeyi/single_cycle_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127745406
git clone --depth 1 --no-tags https://github.com/Simonvonschmalensee/Lab1AMPLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127882528
git clone --depth 1 --no-tags https://github.com/ChrisCuestas/ElectronicaDigitalI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128111458
git clone --depth 1 --no-tags https://github.com/tngotran/Mario-bro-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128017112
git clone --depth 1 --no-tags https://github.com/Tungtwister/CS-161L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129012338
git clone --depth 1 --no-tags https://github.com/aHunsader/CSM51A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129309574
git clone --depth 1 --no-tags https://github.com/kurtsprague/ReactionTime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129189212
git clone --depth 1 --no-tags https://github.com/nahtonaj/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127040292
git clone --depth 1 --no-tags https://github.com/shruti2611/EE382M_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128811343
git clone --depth 1 --no-tags https://github.com/MJurczak-PMarchut/uec2_DeathRace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128426084
git clone --depth 1 --no-tags https://github.com/upla/logicdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128727714
git clone --depth 1 --no-tags https://github.com/veritas-verilog/four_bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128699479
git clone --depth 1 --no-tags https://github.com/Zhuyuze/ComputerOrgnizationAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128659250
git clone --depth 1 --no-tags https://github.com/LeaFZ96/COD_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127158933
git clone --depth 1 --no-tags https://github.com/Deepansh1992/1X4-Ethernet-Switch-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127240243
