/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module Lemmings1(clk, areset, bump_left, bump_right, walk_left, walk_right);
  input clk;
  wire clk;
  input areset;
  wire areset;
  input bump_left;
  wire bump_left;
  input bump_right;
  wire bump_right;
  output walk_left;
  wire walk_left;
  output walk_right;
  wire walk_right;
  wire [1:0] _0_;
  wire [1:0] _1_;
  wire next_state;
  reg state;
  always @(posedge clk, posedge areset)
    if (areset) state <= 1'h0;
    else state <= next_state;
  assign _1_[1] = bump_left & walk_left;
  assign _1_[0] = _0_[0] & state;
  assign next_state = _1_[0] | _1_[1];
  assign _0_[0] = ~bump_right;
  assign walk_left = ~state;
  assign _0_[1] = bump_left;
  assign walk_right = state;
endmodule
