// Seed: 3940404416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wor id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = id_9;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd13,
    parameter id_4 = 32'd17,
    parameter id_6 = 32'd14
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  output wire id_5;
  inout wire _id_4;
  output wire _id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_2 = id_4;
  logic [id_4 : 1] _id_6;
  wire [id_6 : id_4] id_7;
  logic [1  +  id_3 : -1] id_8;
  parameter id_9 = 1;
  tri0 id_10;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_9,
      id_2,
      id_8,
      id_2,
      id_10,
      id_10,
      id_2,
      id_8,
      id_2
  );
  assign id_10 = -1;
  assign id_8  = id_6 - -1 & -1;
  wire id_11;
  wire id_12;
endmodule
