`timescale 1ns / 1ps
module d_ff_neg_tb;
    reg clk;
    reg d;
    wire q;
    d_ff_neg tb (
        .clk(clk),
        .d(d),
        .q(q)
    );
    initial begin
        clk = 0;
        d = 0;
        #10;
        #5 d = 1;
        #5 d = 1;
        #5 d = 1;
        #5 d = 0;
        $finish;
    end
    always #5 clk = ~clk;
endmodule
