Assignments
###########

VHDL distinguishes two assignment statements based on the kind of object the
assignment is targeting.

.. toctree::
   :maxdepth: 1

   VariableAssignment
   SignalAssignment
