{"vcs1":{"timestamp_begin":1741693700.581438422, "rt":5.68, "ut":5.39, "st":0.23}}
{"vcselab":{"timestamp_begin":1741693706.344057133, "rt":0.29, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741693706.691139871, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741693700.266923291}
{"VCS_COMP_START_TIME": 1741693700.266923291}
{"VCS_COMP_END_TIME": 1741693707.049233406}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378984}}
{"vcselab": {"peak_mem": 174728}}
