// Seed: 487088069
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd14
) (
    input wire _id_0,
    input supply0 id_1,
    input wor id_2
);
  `define pp_4 0
  assign `pp_4 = id_1;
  struct packed {
    logic id_5;
    logic id_6[id_0 : -1];
  } id_7 = -1;
  logic id_8;
  wire id_9, id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd11,
    parameter id_16 = 32'd85,
    parameter id_2  = 32'd86,
    parameter id_22 = 32'd85
) (
    output wor id_0,
    output supply0 id_1,
    input supply1 _id_2[1 : id_16],
    input wire id_3,
    input supply0 id_4[-1 : 1],
    output tri id_5,
    output wire id_6,
    output uwire id_7,
    input wire id_8,
    input tri0 id_9
    , id_20,
    input tri0 id_10,
    output supply1 id_11,
    input wand _id_12[{  1  } : 1],
    input tri1 id_13,
    input supply0 id_14,
    output wor id_15,
    output tri1 _id_16,
    input tri1 id_17,
    output wand id_18
);
  wire id_21;
  ;
  parameter id_22 = 1;
  logic id_23;
  ;
  wire [id_12 : id_2  &&  1] id_24, id_25;
  assign id_20 = id_4;
  wire id_26;
  ;
  logic id_27;
  ;
  module_0 modCall_1 ();
  parameter id_28 = id_22;
  defparam id_22 = 1;
endmodule
