Version 3.2 HI-TECH Software Intermediate Code
"63 main.h
[v _statusFlagsUSLG `Vum ~T0 @X0 0 e ]
[v F8049 `(v ~T0 @X0 1 tf ]
"20 boostercomms.h
[v _SetCommsLow `TF8049 ~T0 @X0 0 e ]
[v F8052 `(v ~T0 @X0 1 tf ]
"21
[v _SetCommsHigh `TF8052 ~T0 @X0 0 e ]
"15 peripherals.h
[v _ReadAnalogVoltage `(us ~T0 @X0 0 ef1`uc ]
"8455 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f46j13.h
[s S505 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S505 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
"8465
[s S506 :1 `uc 1 ]
[n S506 . LA0 ]
"8468
[s S507 :1 `uc 1 :1 `uc 1 ]
[n S507 . . LA1 ]
"8472
[s S508 :2 `uc 1 :1 `uc 1 ]
[n S508 . . LA2 ]
"8476
[s S509 :3 `uc 1 :1 `uc 1 ]
[n S509 . . LA3 ]
"8480
[s S510 :5 `uc 1 :1 `uc 1 ]
[n S510 . . LA5 ]
"8484
[s S511 :6 `uc 1 :1 `uc 1 ]
[n S511 . . LA6 ]
"8488
[s S512 :7 `uc 1 :1 `uc 1 ]
[n S512 . . LA7 ]
"8454
[u S504 `S505 1 `S506 1 `S507 1 `S508 1 `S509 1 `S510 1 `S511 1 `S512 1 ]
[n S504 . . . . . . . . . ]
"8493
[v _LATAbits `VS504 ~T0 @X0 0 e@3977 ]
"35 boostercomms.c
[v _ProcessRXFrame `(v ~T0 @X0 0 ef2`us`uc ]
"8573 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f46j13.h
[s S514 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S514 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"8583
[s S515 :1 `uc 1 ]
[n S515 . LB0 ]
"8586
[s S516 :1 `uc 1 :1 `uc 1 ]
[n S516 . . LB1 ]
"8590
[s S517 :2 `uc 1 :1 `uc 1 ]
[n S517 . . LB2 ]
"8594
[s S518 :3 `uc 1 :1 `uc 1 ]
[n S518 . . LB3 ]
"8598
[s S519 :4 `uc 1 :1 `uc 1 ]
[n S519 . . LB4 ]
"8602
[s S520 :5 `uc 1 :1 `uc 1 ]
[n S520 . . LB5 ]
"8606
[s S521 :6 `uc 1 :1 `uc 1 ]
[n S521 . . LB6 ]
"8610
[s S522 :7 `uc 1 :1 `uc 1 ]
[n S522 . . LB7 ]
"8572
[u S513 `S514 1 `S515 1 `S516 1 `S517 1 `S518 1 `S519 1 `S520 1 `S521 1 `S522 1 ]
[n S513 . . . . . . . . . . ]
"8615
[v _LATBbits `VS513 ~T0 @X0 0 e@3978 ]
"8705
[s S524 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S524 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"8715
[s S525 :1 `uc 1 ]
[n S525 . LC0 ]
"8718
[s S526 :1 `uc 1 :1 `uc 1 ]
[n S526 . . LC1 ]
"8722
[s S527 :2 `uc 1 :1 `uc 1 ]
[n S527 . . LC2 ]
"8726
[s S528 :3 `uc 1 :1 `uc 1 ]
[n S528 . . LC3 ]
"8730
[s S529 :4 `uc 1 :1 `uc 1 ]
[n S529 . . LC4 ]
"8734
[s S530 :5 `uc 1 :1 `uc 1 ]
[n S530 . . LC5 ]
"8738
[s S531 :6 `uc 1 :1 `uc 1 ]
[n S531 . . LC6 ]
"8742
[s S532 :7 `uc 1 :1 `uc 1 ]
[n S532 . . LC7 ]
"8704
[u S523 `S524 1 `S525 1 `S526 1 `S527 1 `S528 1 `S529 1 `S530 1 `S531 1 `S532 1 ]
[n S523 . . . . . . . . . . ]
"8747
[v _LATCbits `VS523 ~T0 @X0 0 e@3979 ]
"21 peripherals.h
[v _InitEarthLeakage `(v ~T0 @X0 0 ef ]
"22
[v _ReadEarthLeakage `(v ~T0 @X0 0 ef ]
"46 boostercomms.c
[v _CheckLineFault `(v ~T0 @X0 0 ef ]
"23 peripherals.h
[v _ReadKeySwitch `(v ~T0 @X0 0 ef ]
"8837 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f46j13.h
[s S534 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S534 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"8847
[s S535 :1 `uc 1 ]
[n S535 . LD0 ]
"8850
[s S536 :1 `uc 1 :1 `uc 1 ]
[n S536 . . LD1 ]
"8854
[s S537 :2 `uc 1 :1 `uc 1 ]
[n S537 . . LD2 ]
"8858
[s S538 :3 `uc 1 :1 `uc 1 ]
[n S538 . . LD3 ]
"8862
[s S539 :4 `uc 1 :1 `uc 1 ]
[n S539 . . LD4 ]
"8866
[s S540 :5 `uc 1 :1 `uc 1 ]
[n S540 . . LD5 ]
"8870
[s S541 :6 `uc 1 :1 `uc 1 ]
[n S541 . . LD6 ]
"8874
[s S542 :7 `uc 1 :1 `uc 1 ]
[n S542 . . LD7 ]
"8836
[u S533 `S534 1 `S535 1 `S536 1 `S537 1 `S538 1 `S539 1 `S540 1 `S541 1 `S542 1 ]
[n S533 . . . . . . . . . . ]
"8879
[v _LATDbits `VS533 ~T0 @X0 0 e@3980 ]
"36 boostercomms.c
[v _CheckBoosterRXParity `(uc ~T0 @X0 0 ef1`us ]
"45
[v _ResetSingleBoosterState `(v ~T0 @X0 0 ef1`uc ]
"13 mastercomms.h
[v _ClearPastValue `(v ~T0 @X0 0 ef1`uc ]
"25 peripherals.h
[v _nextSerialUSG `us ~T0 @X0 0 e ]
"19
[v _WriteFlashValues `(v ~T0 @X0 0 ef ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
"12 mastercomms.h
[v _ClearPastValues `(v ~T0 @X0 0 ef ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f46j13.h: 49: extern volatile unsigned char ADCTRIG @ 0xEB8;
"51 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f46j13.h
[; ;pic18f46j13.h: 51: asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
[; ;pic18f46j13.h: 54: typedef union {
[; ;pic18f46j13.h: 55: struct {
[; ;pic18f46j13.h: 56: unsigned TRIGSEL :2;
[; ;pic18f46j13.h: 57: };
[; ;pic18f46j13.h: 58: struct {
[; ;pic18f46j13.h: 59: unsigned SRC0 :1;
[; ;pic18f46j13.h: 60: unsigned SRC1 :1;
[; ;pic18f46j13.h: 61: };
[; ;pic18f46j13.h: 62: struct {
[; ;pic18f46j13.h: 63: unsigned TRIGSEL0 :1;
[; ;pic18f46j13.h: 64: unsigned TRIGSEL1 :1;
[; ;pic18f46j13.h: 65: };
[; ;pic18f46j13.h: 66: struct {
[; ;pic18f46j13.h: 67: unsigned SRC :2;
[; ;pic18f46j13.h: 68: };
[; ;pic18f46j13.h: 69: } ADCTRIGbits_t;
[; ;pic18f46j13.h: 70: extern volatile ADCTRIGbits_t ADCTRIGbits @ 0xEB8;
[; ;pic18f46j13.h: 104: extern volatile unsigned char PMDIS0 @ 0xEB9;
"106
[; ;pic18f46j13.h: 106: asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
[; ;pic18f46j13.h: 109: extern volatile unsigned char PD0 @ 0xEB9;
"111
[; ;pic18f46j13.h: 111: asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
[; ;pic18f46j13.h: 114: typedef union {
[; ;pic18f46j13.h: 115: struct {
[; ;pic18f46j13.h: 116: unsigned ADCMD :1;
[; ;pic18f46j13.h: 117: unsigned SPI1MD :1;
[; ;pic18f46j13.h: 118: unsigned SPI2MD :1;
[; ;pic18f46j13.h: 119: unsigned UART1MD :1;
[; ;pic18f46j13.h: 120: unsigned UART2MD :1;
[; ;pic18f46j13.h: 121: unsigned ECCP1MD :1;
[; ;pic18f46j13.h: 122: unsigned ECCP2MD :1;
[; ;pic18f46j13.h: 123: unsigned ECCP3MD :1;
[; ;pic18f46j13.h: 124: };
[; ;pic18f46j13.h: 125: struct {
[; ;pic18f46j13.h: 126: unsigned :1;
[; ;pic18f46j13.h: 127: unsigned PMDMSSP1 :1;
[; ;pic18f46j13.h: 128: unsigned PMDMSSP2 :1;
[; ;pic18f46j13.h: 129: unsigned PMDUART1 :1;
[; ;pic18f46j13.h: 130: unsigned PMDUART2 :1;
[; ;pic18f46j13.h: 131: unsigned PMDECCP1 :1;
[; ;pic18f46j13.h: 132: unsigned PMDECCP2 :1;
[; ;pic18f46j13.h: 133: unsigned PMDECCP3 :1;
[; ;pic18f46j13.h: 134: };
[; ;pic18f46j13.h: 135: struct {
[; ;pic18f46j13.h: 136: unsigned PMDADC :1;
[; ;pic18f46j13.h: 137: unsigned PMDMSSP :2;
[; ;pic18f46j13.h: 138: unsigned PMDUART :2;
[; ;pic18f46j13.h: 139: unsigned PMDECCP :3;
[; ;pic18f46j13.h: 140: };
[; ;pic18f46j13.h: 141: struct {
[; ;pic18f46j13.h: 142: unsigned :1;
[; ;pic18f46j13.h: 143: unsigned SPIMD :2;
[; ;pic18f46j13.h: 144: unsigned UARTMD :2;
[; ;pic18f46j13.h: 145: unsigned ECCPMD :3;
[; ;pic18f46j13.h: 146: };
[; ;pic18f46j13.h: 147: } PMDIS0bits_t;
[; ;pic18f46j13.h: 148: extern volatile PMDIS0bits_t PMDIS0bits @ 0xEB9;
[; ;pic18f46j13.h: 261: typedef union {
[; ;pic18f46j13.h: 262: struct {
[; ;pic18f46j13.h: 263: unsigned ADCMD :1;
[; ;pic18f46j13.h: 264: unsigned SPI1MD :1;
[; ;pic18f46j13.h: 265: unsigned SPI2MD :1;
[; ;pic18f46j13.h: 266: unsigned UART1MD :1;
[; ;pic18f46j13.h: 267: unsigned UART2MD :1;
[; ;pic18f46j13.h: 268: unsigned ECCP1MD :1;
[; ;pic18f46j13.h: 269: unsigned ECCP2MD :1;
[; ;pic18f46j13.h: 270: unsigned ECCP3MD :1;
[; ;pic18f46j13.h: 271: };
[; ;pic18f46j13.h: 272: struct {
[; ;pic18f46j13.h: 273: unsigned :1;
[; ;pic18f46j13.h: 274: unsigned PMDMSSP1 :1;
[; ;pic18f46j13.h: 275: unsigned PMDMSSP2 :1;
[; ;pic18f46j13.h: 276: unsigned PMDUART1 :1;
[; ;pic18f46j13.h: 277: unsigned PMDUART2 :1;
[; ;pic18f46j13.h: 278: unsigned PMDECCP1 :1;
[; ;pic18f46j13.h: 279: unsigned PMDECCP2 :1;
[; ;pic18f46j13.h: 280: unsigned PMDECCP3 :1;
[; ;pic18f46j13.h: 281: };
[; ;pic18f46j13.h: 282: struct {
[; ;pic18f46j13.h: 283: unsigned PMDADC :1;
[; ;pic18f46j13.h: 284: unsigned PMDMSSP :2;
[; ;pic18f46j13.h: 285: unsigned PMDUART :2;
[; ;pic18f46j13.h: 286: unsigned PMDECCP :3;
[; ;pic18f46j13.h: 287: };
[; ;pic18f46j13.h: 288: struct {
[; ;pic18f46j13.h: 289: unsigned :1;
[; ;pic18f46j13.h: 290: unsigned SPIMD :2;
[; ;pic18f46j13.h: 291: unsigned UARTMD :2;
[; ;pic18f46j13.h: 292: unsigned ECCPMD :3;
[; ;pic18f46j13.h: 293: };
[; ;pic18f46j13.h: 294: } PD0bits_t;
[; ;pic18f46j13.h: 295: extern volatile PD0bits_t PD0bits @ 0xEB9;
[; ;pic18f46j13.h: 409: extern volatile unsigned char PMDIS1 @ 0xEBA;
"411
[; ;pic18f46j13.h: 411: asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
[; ;pic18f46j13.h: 414: extern volatile unsigned char PD1 @ 0xEBA;
"416
[; ;pic18f46j13.h: 416: asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
[; ;pic18f46j13.h: 419: typedef union {
[; ;pic18f46j13.h: 420: struct {
[; ;pic18f46j13.h: 421: unsigned :1;
[; ;pic18f46j13.h: 422: unsigned TMR1MD :1;
[; ;pic18f46j13.h: 423: unsigned TMR2MD :1;
[; ;pic18f46j13.h: 424: unsigned TMR3MD :1;
[; ;pic18f46j13.h: 425: unsigned TMR4MD :1;
[; ;pic18f46j13.h: 426: unsigned RTCCMD :1;
[; ;pic18f46j13.h: 427: unsigned CTMUMD :1;
[; ;pic18f46j13.h: 428: unsigned PSPMD :1;
[; ;pic18f46j13.h: 429: };
[; ;pic18f46j13.h: 430: struct {
[; ;pic18f46j13.h: 431: unsigned :1;
[; ;pic18f46j13.h: 432: unsigned PMDTMR1 :1;
[; ;pic18f46j13.h: 433: unsigned PMDTMR2 :1;
[; ;pic18f46j13.h: 434: unsigned PMDTMR3 :1;
[; ;pic18f46j13.h: 435: unsigned PMDTMR4 :1;
[; ;pic18f46j13.h: 436: };
[; ;pic18f46j13.h: 437: struct {
[; ;pic18f46j13.h: 438: unsigned :1;
[; ;pic18f46j13.h: 439: unsigned PMDTMR :4;
[; ;pic18f46j13.h: 440: unsigned PMDRTCC :1;
[; ;pic18f46j13.h: 441: unsigned PMDCTMU :1;
[; ;pic18f46j13.h: 442: unsigned PMDPSP :1;
[; ;pic18f46j13.h: 443: };
[; ;pic18f46j13.h: 444: struct {
[; ;pic18f46j13.h: 445: unsigned :1;
[; ;pic18f46j13.h: 446: unsigned TMRMD :4;
[; ;pic18f46j13.h: 447: };
[; ;pic18f46j13.h: 448: } PMDIS1bits_t;
[; ;pic18f46j13.h: 449: extern volatile PMDIS1bits_t PMDIS1bits @ 0xEBA;
[; ;pic18f46j13.h: 532: typedef union {
[; ;pic18f46j13.h: 533: struct {
[; ;pic18f46j13.h: 534: unsigned :1;
[; ;pic18f46j13.h: 535: unsigned TMR1MD :1;
[; ;pic18f46j13.h: 536: unsigned TMR2MD :1;
[; ;pic18f46j13.h: 537: unsigned TMR3MD :1;
[; ;pic18f46j13.h: 538: unsigned TMR4MD :1;
[; ;pic18f46j13.h: 539: unsigned RTCCMD :1;
[; ;pic18f46j13.h: 540: unsigned CTMUMD :1;
[; ;pic18f46j13.h: 541: unsigned PSPMD :1;
[; ;pic18f46j13.h: 542: };
[; ;pic18f46j13.h: 543: struct {
[; ;pic18f46j13.h: 544: unsigned :1;
[; ;pic18f46j13.h: 545: unsigned PMDTMR1 :1;
[; ;pic18f46j13.h: 546: unsigned PMDTMR2 :1;
[; ;pic18f46j13.h: 547: unsigned PMDTMR3 :1;
[; ;pic18f46j13.h: 548: unsigned PMDTMR4 :1;
[; ;pic18f46j13.h: 549: };
[; ;pic18f46j13.h: 550: struct {
[; ;pic18f46j13.h: 551: unsigned :1;
[; ;pic18f46j13.h: 552: unsigned PMDTMR :4;
[; ;pic18f46j13.h: 553: unsigned PMDRTCC :1;
[; ;pic18f46j13.h: 554: unsigned PMDCTMU :1;
[; ;pic18f46j13.h: 555: unsigned PMDPSP :1;
[; ;pic18f46j13.h: 556: };
[; ;pic18f46j13.h: 557: struct {
[; ;pic18f46j13.h: 558: unsigned :1;
[; ;pic18f46j13.h: 559: unsigned TMRMD :4;
[; ;pic18f46j13.h: 560: };
[; ;pic18f46j13.h: 561: } PD1bits_t;
[; ;pic18f46j13.h: 562: extern volatile PD1bits_t PD1bits @ 0xEBA;
[; ;pic18f46j13.h: 646: extern volatile unsigned char PMDIS2 @ 0xEBB;
"648
[; ;pic18f46j13.h: 648: asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
[; ;pic18f46j13.h: 651: extern volatile unsigned char PD2 @ 0xEBB;
"653
[; ;pic18f46j13.h: 653: asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
[; ;pic18f46j13.h: 656: typedef union {
[; ;pic18f46j13.h: 657: struct {
[; ;pic18f46j13.h: 658: unsigned CMP1MD :1;
[; ;pic18f46j13.h: 659: unsigned CMP2MD :1;
[; ;pic18f46j13.h: 660: unsigned CMP3MD :1;
[; ;pic18f46j13.h: 661: unsigned TMR5MD :1;
[; ;pic18f46j13.h: 662: unsigned TMR6MD :1;
[; ;pic18f46j13.h: 663: unsigned :1;
[; ;pic18f46j13.h: 664: unsigned TMR8MD :1;
[; ;pic18f46j13.h: 665: };
[; ;pic18f46j13.h: 666: struct {
[; ;pic18f46j13.h: 667: unsigned PMDCMP1 :1;
[; ;pic18f46j13.h: 668: unsigned PMDCMP2 :1;
[; ;pic18f46j13.h: 669: unsigned PMDCMP3 :1;
[; ;pic18f46j13.h: 670: };
[; ;pic18f46j13.h: 671: struct {
[; ;pic18f46j13.h: 672: unsigned PMDCMP :3;
[; ;pic18f46j13.h: 673: unsigned PMDTMR5 :1;
[; ;pic18f46j13.h: 674: unsigned PMDTMR6 :1;
[; ;pic18f46j13.h: 675: unsigned :1;
[; ;pic18f46j13.h: 676: unsigned PMDTMR8 :1;
[; ;pic18f46j13.h: 677: };
[; ;pic18f46j13.h: 678: struct {
[; ;pic18f46j13.h: 679: unsigned CMPMD :3;
[; ;pic18f46j13.h: 680: };
[; ;pic18f46j13.h: 681: } PMDIS2bits_t;
[; ;pic18f46j13.h: 682: extern volatile PMDIS2bits_t PMDIS2bits @ 0xEBB;
[; ;pic18f46j13.h: 755: typedef union {
[; ;pic18f46j13.h: 756: struct {
[; ;pic18f46j13.h: 757: unsigned CMP1MD :1;
[; ;pic18f46j13.h: 758: unsigned CMP2MD :1;
[; ;pic18f46j13.h: 759: unsigned CMP3MD :1;
[; ;pic18f46j13.h: 760: unsigned TMR5MD :1;
[; ;pic18f46j13.h: 761: unsigned TMR6MD :1;
[; ;pic18f46j13.h: 762: unsigned :1;
[; ;pic18f46j13.h: 763: unsigned TMR8MD :1;
[; ;pic18f46j13.h: 764: };
[; ;pic18f46j13.h: 765: struct {
[; ;pic18f46j13.h: 766: unsigned PMDCMP1 :1;
[; ;pic18f46j13.h: 767: unsigned PMDCMP2 :1;
[; ;pic18f46j13.h: 768: unsigned PMDCMP3 :1;
[; ;pic18f46j13.h: 769: };
[; ;pic18f46j13.h: 770: struct {
[; ;pic18f46j13.h: 771: unsigned PMDCMP :3;
[; ;pic18f46j13.h: 772: unsigned PMDTMR5 :1;
[; ;pic18f46j13.h: 773: unsigned PMDTMR6 :1;
[; ;pic18f46j13.h: 774: unsigned :1;
[; ;pic18f46j13.h: 775: unsigned PMDTMR8 :1;
[; ;pic18f46j13.h: 776: };
[; ;pic18f46j13.h: 777: struct {
[; ;pic18f46j13.h: 778: unsigned CMPMD :3;
[; ;pic18f46j13.h: 779: };
[; ;pic18f46j13.h: 780: } PD2bits_t;
[; ;pic18f46j13.h: 781: extern volatile PD2bits_t PD2bits @ 0xEBB;
[; ;pic18f46j13.h: 855: extern volatile unsigned char PMDIS3 @ 0xEBC;
"857
[; ;pic18f46j13.h: 857: asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
[; ;pic18f46j13.h: 860: extern volatile unsigned char PD3 @ 0xEBC;
"862
[; ;pic18f46j13.h: 862: asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
[; ;pic18f46j13.h: 865: typedef union {
[; ;pic18f46j13.h: 866: struct {
[; ;pic18f46j13.h: 867: unsigned :1;
[; ;pic18f46j13.h: 868: unsigned CCP4MD :1;
[; ;pic18f46j13.h: 869: unsigned CCP5MD :1;
[; ;pic18f46j13.h: 870: unsigned CCP6MD :1;
[; ;pic18f46j13.h: 871: unsigned CCP7MD :1;
[; ;pic18f46j13.h: 872: unsigned CCP8MD :1;
[; ;pic18f46j13.h: 873: unsigned CCP9MD :1;
[; ;pic18f46j13.h: 874: unsigned CCP10MD :1;
[; ;pic18f46j13.h: 875: };
[; ;pic18f46j13.h: 876: struct {
[; ;pic18f46j13.h: 877: unsigned :1;
[; ;pic18f46j13.h: 878: unsigned PMDCCP4 :1;
[; ;pic18f46j13.h: 879: unsigned PMDCCP5 :1;
[; ;pic18f46j13.h: 880: unsigned PMDCCP6 :1;
[; ;pic18f46j13.h: 881: unsigned PMDCCP7 :1;
[; ;pic18f46j13.h: 882: unsigned PMDCCP8 :1;
[; ;pic18f46j13.h: 883: unsigned PMDCCP9 :1;
[; ;pic18f46j13.h: 884: unsigned PMDCCP10 :1;
[; ;pic18f46j13.h: 885: };
[; ;pic18f46j13.h: 886: struct {
[; ;pic18f46j13.h: 887: unsigned :1;
[; ;pic18f46j13.h: 888: unsigned PMDCCP :7;
[; ;pic18f46j13.h: 889: };
[; ;pic18f46j13.h: 890: struct {
[; ;pic18f46j13.h: 891: unsigned :1;
[; ;pic18f46j13.h: 892: unsigned CCPMD :7;
[; ;pic18f46j13.h: 893: };
[; ;pic18f46j13.h: 894: } PMDIS3bits_t;
[; ;pic18f46j13.h: 895: extern volatile PMDIS3bits_t PMDIS3bits @ 0xEBC;
[; ;pic18f46j13.h: 978: typedef union {
[; ;pic18f46j13.h: 979: struct {
[; ;pic18f46j13.h: 980: unsigned :1;
[; ;pic18f46j13.h: 981: unsigned CCP4MD :1;
[; ;pic18f46j13.h: 982: unsigned CCP5MD :1;
[; ;pic18f46j13.h: 983: unsigned CCP6MD :1;
[; ;pic18f46j13.h: 984: unsigned CCP7MD :1;
[; ;pic18f46j13.h: 985: unsigned CCP8MD :1;
[; ;pic18f46j13.h: 986: unsigned CCP9MD :1;
[; ;pic18f46j13.h: 987: unsigned CCP10MD :1;
[; ;pic18f46j13.h: 988: };
[; ;pic18f46j13.h: 989: struct {
[; ;pic18f46j13.h: 990: unsigned :1;
[; ;pic18f46j13.h: 991: unsigned PMDCCP4 :1;
[; ;pic18f46j13.h: 992: unsigned PMDCCP5 :1;
[; ;pic18f46j13.h: 993: unsigned PMDCCP6 :1;
[; ;pic18f46j13.h: 994: unsigned PMDCCP7 :1;
[; ;pic18f46j13.h: 995: unsigned PMDCCP8 :1;
[; ;pic18f46j13.h: 996: unsigned PMDCCP9 :1;
[; ;pic18f46j13.h: 997: unsigned PMDCCP10 :1;
[; ;pic18f46j13.h: 998: };
[; ;pic18f46j13.h: 999: struct {
[; ;pic18f46j13.h: 1000: unsigned :1;
[; ;pic18f46j13.h: 1001: unsigned PMDCCP :7;
[; ;pic18f46j13.h: 1002: };
[; ;pic18f46j13.h: 1003: struct {
[; ;pic18f46j13.h: 1004: unsigned :1;
[; ;pic18f46j13.h: 1005: unsigned CCPMD :7;
[; ;pic18f46j13.h: 1006: };
[; ;pic18f46j13.h: 1007: } PD3bits_t;
[; ;pic18f46j13.h: 1008: extern volatile PD3bits_t PD3bits @ 0xEBC;
[; ;pic18f46j13.h: 1092: extern volatile unsigned char PPSCON @ 0xEBF;
"1094
[; ;pic18f46j13.h: 1094: asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
[; ;pic18f46j13.h: 1097: typedef union {
[; ;pic18f46j13.h: 1098: struct {
[; ;pic18f46j13.h: 1099: unsigned IOLOCK :1;
[; ;pic18f46j13.h: 1100: };
[; ;pic18f46j13.h: 1101: } PPSCONbits_t;
[; ;pic18f46j13.h: 1102: extern volatile PPSCONbits_t PPSCONbits @ 0xEBF;
[; ;pic18f46j13.h: 1111: extern volatile unsigned char RPOR0 @ 0xEC0;
"1113
[; ;pic18f46j13.h: 1113: asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
[; ;pic18f46j13.h: 1117: extern volatile unsigned char RPOR1 @ 0xEC1;
"1119
[; ;pic18f46j13.h: 1119: asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
[; ;pic18f46j13.h: 1123: extern volatile unsigned char RPOR2 @ 0xEC2;
"1125
[; ;pic18f46j13.h: 1125: asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
[; ;pic18f46j13.h: 1129: extern volatile unsigned char RPOR3 @ 0xEC3;
"1131
[; ;pic18f46j13.h: 1131: asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
[; ;pic18f46j13.h: 1135: extern volatile unsigned char RPOR4 @ 0xEC4;
"1137
[; ;pic18f46j13.h: 1137: asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
[; ;pic18f46j13.h: 1141: extern volatile unsigned char RPOR5 @ 0xEC5;
"1143
[; ;pic18f46j13.h: 1143: asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
[; ;pic18f46j13.h: 1147: extern volatile unsigned char RPOR6 @ 0xEC6;
"1149
[; ;pic18f46j13.h: 1149: asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
[; ;pic18f46j13.h: 1153: extern volatile unsigned char RPOR7 @ 0xEC7;
"1155
[; ;pic18f46j13.h: 1155: asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
[; ;pic18f46j13.h: 1159: extern volatile unsigned char RPOR8 @ 0xEC8;
"1161
[; ;pic18f46j13.h: 1161: asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
[; ;pic18f46j13.h: 1165: extern volatile unsigned char RPOR9 @ 0xEC9;
"1167
[; ;pic18f46j13.h: 1167: asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
[; ;pic18f46j13.h: 1171: extern volatile unsigned char RPOR10 @ 0xECA;
"1173
[; ;pic18f46j13.h: 1173: asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
[; ;pic18f46j13.h: 1177: extern volatile unsigned char RPOR11 @ 0xECB;
"1179
[; ;pic18f46j13.h: 1179: asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
[; ;pic18f46j13.h: 1183: extern volatile unsigned char RPOR12 @ 0xECC;
"1185
[; ;pic18f46j13.h: 1185: asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
[; ;pic18f46j13.h: 1189: extern volatile unsigned char RPOR13 @ 0xECD;
"1191
[; ;pic18f46j13.h: 1191: asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
[; ;pic18f46j13.h: 1195: extern volatile unsigned char RPOR14 @ 0xECE;
"1197
[; ;pic18f46j13.h: 1197: asm("RPOR14 equ 0ECEh");
[; <" RPOR14 equ 0ECEh ;# ">
[; ;pic18f46j13.h: 1201: extern volatile unsigned char RPOR15 @ 0xECF;
"1203
[; ;pic18f46j13.h: 1203: asm("RPOR15 equ 0ECFh");
[; <" RPOR15 equ 0ECFh ;# ">
[; ;pic18f46j13.h: 1207: extern volatile unsigned char RPOR16 @ 0xED0;
"1209
[; ;pic18f46j13.h: 1209: asm("RPOR16 equ 0ED0h");
[; <" RPOR16 equ 0ED0h ;# ">
[; ;pic18f46j13.h: 1213: extern volatile unsigned char RPOR17 @ 0xED1;
"1215
[; ;pic18f46j13.h: 1215: asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
[; ;pic18f46j13.h: 1219: extern volatile unsigned char RPOR18 @ 0xED2;
"1221
[; ;pic18f46j13.h: 1221: asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
[; ;pic18f46j13.h: 1225: extern volatile unsigned char RPOR19 @ 0xED3;
"1227
[; ;pic18f46j13.h: 1227: asm("RPOR19 equ 0ED3h");
[; <" RPOR19 equ 0ED3h ;# ">
[; ;pic18f46j13.h: 1231: extern volatile unsigned char RPOR20 @ 0xED4;
"1233
[; ;pic18f46j13.h: 1233: asm("RPOR20 equ 0ED4h");
[; <" RPOR20 equ 0ED4h ;# ">
[; ;pic18f46j13.h: 1237: extern volatile unsigned char RPOR21 @ 0xED5;
"1239
[; ;pic18f46j13.h: 1239: asm("RPOR21 equ 0ED5h");
[; <" RPOR21 equ 0ED5h ;# ">
[; ;pic18f46j13.h: 1243: extern volatile unsigned char RPOR22 @ 0xED6;
"1245
[; ;pic18f46j13.h: 1245: asm("RPOR22 equ 0ED6h");
[; <" RPOR22 equ 0ED6h ;# ">
[; ;pic18f46j13.h: 1249: extern volatile unsigned char RPOR23 @ 0xED7;
"1251
[; ;pic18f46j13.h: 1251: asm("RPOR23 equ 0ED7h");
[; <" RPOR23 equ 0ED7h ;# ">
[; ;pic18f46j13.h: 1255: extern volatile unsigned char RPOR24 @ 0xED8;
"1257
[; ;pic18f46j13.h: 1257: asm("RPOR24 equ 0ED8h");
[; <" RPOR24 equ 0ED8h ;# ">
[; ;pic18f46j13.h: 1261: extern volatile unsigned char RPINR1 @ 0xEE1;
"1263
[; ;pic18f46j13.h: 1263: asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
[; ;pic18f46j13.h: 1267: extern volatile unsigned char RPINR2 @ 0xEE2;
"1269
[; ;pic18f46j13.h: 1269: asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
[; ;pic18f46j13.h: 1273: extern volatile unsigned char RPINR3 @ 0xEE3;
"1275
[; ;pic18f46j13.h: 1275: asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
[; ;pic18f46j13.h: 1279: extern volatile unsigned char RPINR4 @ 0xEE4;
"1281
[; ;pic18f46j13.h: 1281: asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
[; ;pic18f46j13.h: 1285: extern volatile unsigned char RPINR6 @ 0xEE6;
"1287
[; ;pic18f46j13.h: 1287: asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
[; ;pic18f46j13.h: 1291: extern volatile unsigned char RPINR15 @ 0xEE7;
"1293
[; ;pic18f46j13.h: 1293: asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
[; ;pic18f46j13.h: 1297: extern volatile unsigned char RPINR7 @ 0xEE8;
"1299
[; ;pic18f46j13.h: 1299: asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
[; ;pic18f46j13.h: 1303: extern volatile unsigned char RPINR8 @ 0xEE9;
"1305
[; ;pic18f46j13.h: 1305: asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
[; ;pic18f46j13.h: 1309: extern volatile unsigned char RPINR9 @ 0xEEA;
"1311
[; ;pic18f46j13.h: 1311: asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
[; ;pic18f46j13.h: 1315: extern volatile unsigned char RPINR12 @ 0xEF2;
"1317
[; ;pic18f46j13.h: 1317: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f46j13.h: 1321: extern volatile unsigned char RPINR13 @ 0xEF3;
"1323
[; ;pic18f46j13.h: 1323: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f46j13.h: 1327: extern volatile unsigned char RPINR14 @ 0xEF4;
"1329
[; ;pic18f46j13.h: 1329: asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
[; ;pic18f46j13.h: 1333: extern volatile unsigned char RPINR16 @ 0xEF7;
"1335
[; ;pic18f46j13.h: 1335: asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
[; ;pic18f46j13.h: 1339: extern volatile unsigned char RPINR17 @ 0xEF8;
"1341
[; ;pic18f46j13.h: 1341: asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
[; ;pic18f46j13.h: 1345: extern volatile unsigned char RPINR21 @ 0xEFC;
"1347
[; ;pic18f46j13.h: 1347: asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
[; ;pic18f46j13.h: 1351: extern volatile unsigned char RPINR22 @ 0xEFD;
"1353
[; ;pic18f46j13.h: 1353: asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
[; ;pic18f46j13.h: 1357: extern volatile unsigned char RPINR23 @ 0xEFE;
"1359
[; ;pic18f46j13.h: 1359: asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
[; ;pic18f46j13.h: 1363: extern volatile unsigned char RPINR24 @ 0xEFF;
"1365
[; ;pic18f46j13.h: 1365: asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
[; ;pic18f46j13.h: 1369: extern volatile unsigned char CCP10CON @ 0xF00;
"1371
[; ;pic18f46j13.h: 1371: asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
[; ;pic18f46j13.h: 1374: typedef union {
[; ;pic18f46j13.h: 1375: struct {
[; ;pic18f46j13.h: 1376: unsigned CCP10M :4;
[; ;pic18f46j13.h: 1377: unsigned DC10B :2;
[; ;pic18f46j13.h: 1378: };
[; ;pic18f46j13.h: 1379: struct {
[; ;pic18f46j13.h: 1380: unsigned CCP10M0 :1;
[; ;pic18f46j13.h: 1381: unsigned CCP10M1 :1;
[; ;pic18f46j13.h: 1382: unsigned CCP10M2 :1;
[; ;pic18f46j13.h: 1383: unsigned CCP10M3 :1;
[; ;pic18f46j13.h: 1384: unsigned DC10B0 :1;
[; ;pic18f46j13.h: 1385: unsigned DC10B1 :1;
[; ;pic18f46j13.h: 1386: };
[; ;pic18f46j13.h: 1387: } CCP10CONbits_t;
[; ;pic18f46j13.h: 1388: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF00;
[; ;pic18f46j13.h: 1432: extern volatile unsigned char CCPR10L @ 0xF01;
"1434
[; ;pic18f46j13.h: 1434: asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
[; ;pic18f46j13.h: 1437: typedef union {
[; ;pic18f46j13.h: 1438: struct {
[; ;pic18f46j13.h: 1439: unsigned CCPR10L :8;
[; ;pic18f46j13.h: 1440: };
[; ;pic18f46j13.h: 1441: } CCPR10Lbits_t;
[; ;pic18f46j13.h: 1442: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF01;
[; ;pic18f46j13.h: 1451: extern volatile unsigned char CCPR10H @ 0xF02;
"1453
[; ;pic18f46j13.h: 1453: asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
[; ;pic18f46j13.h: 1456: typedef union {
[; ;pic18f46j13.h: 1457: struct {
[; ;pic18f46j13.h: 1458: unsigned CCPR10H :8;
[; ;pic18f46j13.h: 1459: };
[; ;pic18f46j13.h: 1460: } CCPR10Hbits_t;
[; ;pic18f46j13.h: 1461: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF02;
[; ;pic18f46j13.h: 1470: extern volatile unsigned char CCP9CON @ 0xF03;
"1472
[; ;pic18f46j13.h: 1472: asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
[; ;pic18f46j13.h: 1475: typedef union {
[; ;pic18f46j13.h: 1476: struct {
[; ;pic18f46j13.h: 1477: unsigned CCP9M :4;
[; ;pic18f46j13.h: 1478: unsigned DC9B :2;
[; ;pic18f46j13.h: 1479: };
[; ;pic18f46j13.h: 1480: struct {
[; ;pic18f46j13.h: 1481: unsigned CCP9M0 :1;
[; ;pic18f46j13.h: 1482: unsigned CCP9M1 :1;
[; ;pic18f46j13.h: 1483: unsigned CCP9M2 :1;
[; ;pic18f46j13.h: 1484: unsigned CCP9M3 :1;
[; ;pic18f46j13.h: 1485: unsigned DC9B0 :1;
[; ;pic18f46j13.h: 1486: unsigned DC9B1 :1;
[; ;pic18f46j13.h: 1487: };
[; ;pic18f46j13.h: 1488: } CCP9CONbits_t;
[; ;pic18f46j13.h: 1489: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF03;
[; ;pic18f46j13.h: 1533: extern volatile unsigned char CCPR9L @ 0xF04;
"1535
[; ;pic18f46j13.h: 1535: asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
[; ;pic18f46j13.h: 1538: typedef union {
[; ;pic18f46j13.h: 1539: struct {
[; ;pic18f46j13.h: 1540: unsigned CCPR9L :8;
[; ;pic18f46j13.h: 1541: };
[; ;pic18f46j13.h: 1542: } CCPR9Lbits_t;
[; ;pic18f46j13.h: 1543: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF04;
[; ;pic18f46j13.h: 1552: extern volatile unsigned char CCPR9H @ 0xF05;
"1554
[; ;pic18f46j13.h: 1554: asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
[; ;pic18f46j13.h: 1557: typedef union {
[; ;pic18f46j13.h: 1558: struct {
[; ;pic18f46j13.h: 1559: unsigned CCPR9H :8;
[; ;pic18f46j13.h: 1560: };
[; ;pic18f46j13.h: 1561: } CCPR9Hbits_t;
[; ;pic18f46j13.h: 1562: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF05;
[; ;pic18f46j13.h: 1571: extern volatile unsigned char CCP8CON @ 0xF06;
"1573
[; ;pic18f46j13.h: 1573: asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
[; ;pic18f46j13.h: 1576: typedef union {
[; ;pic18f46j13.h: 1577: struct {
[; ;pic18f46j13.h: 1578: unsigned CCP8M :4;
[; ;pic18f46j13.h: 1579: unsigned DC8B :2;
[; ;pic18f46j13.h: 1580: };
[; ;pic18f46j13.h: 1581: struct {
[; ;pic18f46j13.h: 1582: unsigned CCP8M0 :1;
[; ;pic18f46j13.h: 1583: unsigned CCP8M1 :1;
[; ;pic18f46j13.h: 1584: unsigned CCP8M2 :1;
[; ;pic18f46j13.h: 1585: unsigned CCP8M3 :1;
[; ;pic18f46j13.h: 1586: unsigned DC8B0 :1;
[; ;pic18f46j13.h: 1587: unsigned DC8B1 :1;
[; ;pic18f46j13.h: 1588: };
[; ;pic18f46j13.h: 1589: } CCP8CONbits_t;
[; ;pic18f46j13.h: 1590: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF06;
[; ;pic18f46j13.h: 1634: extern volatile unsigned char CCPR8L @ 0xF07;
"1636
[; ;pic18f46j13.h: 1636: asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
[; ;pic18f46j13.h: 1639: typedef union {
[; ;pic18f46j13.h: 1640: struct {
[; ;pic18f46j13.h: 1641: unsigned CCPR8L :8;
[; ;pic18f46j13.h: 1642: };
[; ;pic18f46j13.h: 1643: } CCPR8Lbits_t;
[; ;pic18f46j13.h: 1644: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF07;
[; ;pic18f46j13.h: 1653: extern volatile unsigned char CCPR8H @ 0xF08;
"1655
[; ;pic18f46j13.h: 1655: asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
[; ;pic18f46j13.h: 1658: typedef union {
[; ;pic18f46j13.h: 1659: struct {
[; ;pic18f46j13.h: 1660: unsigned CCPR8H :8;
[; ;pic18f46j13.h: 1661: };
[; ;pic18f46j13.h: 1662: } CCPR8Hbits_t;
[; ;pic18f46j13.h: 1663: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF08;
[; ;pic18f46j13.h: 1672: extern volatile unsigned char CCP7CON @ 0xF09;
"1674
[; ;pic18f46j13.h: 1674: asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
[; ;pic18f46j13.h: 1677: typedef union {
[; ;pic18f46j13.h: 1678: struct {
[; ;pic18f46j13.h: 1679: unsigned CCP7M :4;
[; ;pic18f46j13.h: 1680: unsigned DC7B :2;
[; ;pic18f46j13.h: 1681: };
[; ;pic18f46j13.h: 1682: struct {
[; ;pic18f46j13.h: 1683: unsigned CCP7M0 :1;
[; ;pic18f46j13.h: 1684: unsigned CCP7M1 :1;
[; ;pic18f46j13.h: 1685: unsigned CCP7M2 :1;
[; ;pic18f46j13.h: 1686: unsigned CCP7M3 :1;
[; ;pic18f46j13.h: 1687: unsigned DC7B0 :1;
[; ;pic18f46j13.h: 1688: unsigned DC7B1 :1;
[; ;pic18f46j13.h: 1689: };
[; ;pic18f46j13.h: 1690: } CCP7CONbits_t;
[; ;pic18f46j13.h: 1691: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF09;
[; ;pic18f46j13.h: 1735: extern volatile unsigned char CCPR7L @ 0xF0A;
"1737
[; ;pic18f46j13.h: 1737: asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
[; ;pic18f46j13.h: 1740: typedef union {
[; ;pic18f46j13.h: 1741: struct {
[; ;pic18f46j13.h: 1742: unsigned CCPR7L :8;
[; ;pic18f46j13.h: 1743: };
[; ;pic18f46j13.h: 1744: } CCPR7Lbits_t;
[; ;pic18f46j13.h: 1745: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF0A;
[; ;pic18f46j13.h: 1754: extern volatile unsigned char CCPR7H @ 0xF0B;
"1756
[; ;pic18f46j13.h: 1756: asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
[; ;pic18f46j13.h: 1759: typedef union {
[; ;pic18f46j13.h: 1760: struct {
[; ;pic18f46j13.h: 1761: unsigned CCPR7H :8;
[; ;pic18f46j13.h: 1762: };
[; ;pic18f46j13.h: 1763: } CCPR7Hbits_t;
[; ;pic18f46j13.h: 1764: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF0B;
[; ;pic18f46j13.h: 1773: extern volatile unsigned char CCP6CON @ 0xF0C;
"1775
[; ;pic18f46j13.h: 1775: asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
[; ;pic18f46j13.h: 1778: typedef union {
[; ;pic18f46j13.h: 1779: struct {
[; ;pic18f46j13.h: 1780: unsigned CCP6M :4;
[; ;pic18f46j13.h: 1781: unsigned DC6B :2;
[; ;pic18f46j13.h: 1782: };
[; ;pic18f46j13.h: 1783: struct {
[; ;pic18f46j13.h: 1784: unsigned CCP6M0 :1;
[; ;pic18f46j13.h: 1785: unsigned CCP6M1 :1;
[; ;pic18f46j13.h: 1786: unsigned CCP6M2 :1;
[; ;pic18f46j13.h: 1787: unsigned CCP6M3 :1;
[; ;pic18f46j13.h: 1788: unsigned DC6B0 :1;
[; ;pic18f46j13.h: 1789: unsigned DC6B1 :1;
[; ;pic18f46j13.h: 1790: };
[; ;pic18f46j13.h: 1791: } CCP6CONbits_t;
[; ;pic18f46j13.h: 1792: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0C;
[; ;pic18f46j13.h: 1836: extern volatile unsigned char CCPR6L @ 0xF0D;
"1838
[; ;pic18f46j13.h: 1838: asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
[; ;pic18f46j13.h: 1841: typedef union {
[; ;pic18f46j13.h: 1842: struct {
[; ;pic18f46j13.h: 1843: unsigned CCPR6L :8;
[; ;pic18f46j13.h: 1844: };
[; ;pic18f46j13.h: 1845: } CCPR6Lbits_t;
[; ;pic18f46j13.h: 1846: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0D;
[; ;pic18f46j13.h: 1855: extern volatile unsigned char CCPR6H @ 0xF0E;
"1857
[; ;pic18f46j13.h: 1857: asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
[; ;pic18f46j13.h: 1860: typedef union {
[; ;pic18f46j13.h: 1861: struct {
[; ;pic18f46j13.h: 1862: unsigned CCPR6H :8;
[; ;pic18f46j13.h: 1863: };
[; ;pic18f46j13.h: 1864: } CCPR6Hbits_t;
[; ;pic18f46j13.h: 1865: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0E;
[; ;pic18f46j13.h: 1874: extern volatile unsigned char CCP5CON @ 0xF0F;
"1876
[; ;pic18f46j13.h: 1876: asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
[; ;pic18f46j13.h: 1879: typedef union {
[; ;pic18f46j13.h: 1880: struct {
[; ;pic18f46j13.h: 1881: unsigned CCP5M :4;
[; ;pic18f46j13.h: 1882: unsigned DC5B :2;
[; ;pic18f46j13.h: 1883: };
[; ;pic18f46j13.h: 1884: struct {
[; ;pic18f46j13.h: 1885: unsigned CCP5M0 :1;
[; ;pic18f46j13.h: 1886: unsigned CCP5M1 :1;
[; ;pic18f46j13.h: 1887: unsigned CCP5M2 :1;
[; ;pic18f46j13.h: 1888: unsigned CCP5M3 :1;
[; ;pic18f46j13.h: 1889: unsigned DC5B0 :1;
[; ;pic18f46j13.h: 1890: unsigned DC5B1 :1;
[; ;pic18f46j13.h: 1891: };
[; ;pic18f46j13.h: 1892: } CCP5CONbits_t;
[; ;pic18f46j13.h: 1893: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0F;
[; ;pic18f46j13.h: 1937: extern volatile unsigned char CCPR5L @ 0xF10;
"1939
[; ;pic18f46j13.h: 1939: asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
[; ;pic18f46j13.h: 1942: typedef union {
[; ;pic18f46j13.h: 1943: struct {
[; ;pic18f46j13.h: 1944: unsigned CCPR5L :8;
[; ;pic18f46j13.h: 1945: };
[; ;pic18f46j13.h: 1946: } CCPR5Lbits_t;
[; ;pic18f46j13.h: 1947: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF10;
[; ;pic18f46j13.h: 1956: extern volatile unsigned char CCPR5H @ 0xF11;
"1958
[; ;pic18f46j13.h: 1958: asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
[; ;pic18f46j13.h: 1961: typedef union {
[; ;pic18f46j13.h: 1962: struct {
[; ;pic18f46j13.h: 1963: unsigned CCPR5H :8;
[; ;pic18f46j13.h: 1964: };
[; ;pic18f46j13.h: 1965: } CCPR5Hbits_t;
[; ;pic18f46j13.h: 1966: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF11;
[; ;pic18f46j13.h: 1975: extern volatile unsigned char CCP4CON @ 0xF12;
"1977
[; ;pic18f46j13.h: 1977: asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
[; ;pic18f46j13.h: 1980: typedef union {
[; ;pic18f46j13.h: 1981: struct {
[; ;pic18f46j13.h: 1982: unsigned CCP4M :4;
[; ;pic18f46j13.h: 1983: unsigned DC4B :2;
[; ;pic18f46j13.h: 1984: };
[; ;pic18f46j13.h: 1985: struct {
[; ;pic18f46j13.h: 1986: unsigned CCP4M0 :1;
[; ;pic18f46j13.h: 1987: unsigned CCP4M1 :1;
[; ;pic18f46j13.h: 1988: unsigned CCP4M2 :1;
[; ;pic18f46j13.h: 1989: unsigned CCP4M3 :1;
[; ;pic18f46j13.h: 1990: unsigned DC4B0 :1;
[; ;pic18f46j13.h: 1991: unsigned DC4B1 :1;
[; ;pic18f46j13.h: 1992: };
[; ;pic18f46j13.h: 1993: } CCP4CONbits_t;
[; ;pic18f46j13.h: 1994: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF12;
[; ;pic18f46j13.h: 2038: extern volatile unsigned char CCPR4L @ 0xF13;
"2040
[; ;pic18f46j13.h: 2040: asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
[; ;pic18f46j13.h: 2043: typedef union {
[; ;pic18f46j13.h: 2044: struct {
[; ;pic18f46j13.h: 2045: unsigned CCPR4L :8;
[; ;pic18f46j13.h: 2046: };
[; ;pic18f46j13.h: 2047: } CCPR4Lbits_t;
[; ;pic18f46j13.h: 2048: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF13;
[; ;pic18f46j13.h: 2057: extern volatile unsigned char CCPR4H @ 0xF14;
"2059
[; ;pic18f46j13.h: 2059: asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
[; ;pic18f46j13.h: 2062: typedef union {
[; ;pic18f46j13.h: 2063: struct {
[; ;pic18f46j13.h: 2064: unsigned CCPR4H :8;
[; ;pic18f46j13.h: 2065: };
[; ;pic18f46j13.h: 2066: } CCPR4Hbits_t;
[; ;pic18f46j13.h: 2067: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF14;
[; ;pic18f46j13.h: 2076: extern volatile unsigned char CCP3CON @ 0xF15;
"2078
[; ;pic18f46j13.h: 2078: asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
[; ;pic18f46j13.h: 2081: typedef union {
[; ;pic18f46j13.h: 2082: struct {
[; ;pic18f46j13.h: 2083: unsigned CCP3M :4;
[; ;pic18f46j13.h: 2084: unsigned DC3B :2;
[; ;pic18f46j13.h: 2085: unsigned P3M :2;
[; ;pic18f46j13.h: 2086: };
[; ;pic18f46j13.h: 2087: struct {
[; ;pic18f46j13.h: 2088: unsigned CCP3M0 :1;
[; ;pic18f46j13.h: 2089: unsigned CCP3M1 :1;
[; ;pic18f46j13.h: 2090: unsigned CCP3M2 :1;
[; ;pic18f46j13.h: 2091: unsigned CCP3M3 :1;
[; ;pic18f46j13.h: 2092: unsigned DC3B0 :1;
[; ;pic18f46j13.h: 2093: unsigned DC3B1 :1;
[; ;pic18f46j13.h: 2094: unsigned P3M0 :1;
[; ;pic18f46j13.h: 2095: unsigned P3M1 :1;
[; ;pic18f46j13.h: 2096: };
[; ;pic18f46j13.h: 2097: } CCP3CONbits_t;
[; ;pic18f46j13.h: 2098: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF15;
[; ;pic18f46j13.h: 2157: extern volatile unsigned char CCPR3L @ 0xF16;
"2159
[; ;pic18f46j13.h: 2159: asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
[; ;pic18f46j13.h: 2162: typedef union {
[; ;pic18f46j13.h: 2163: struct {
[; ;pic18f46j13.h: 2164: unsigned CCPR3L :8;
[; ;pic18f46j13.h: 2165: };
[; ;pic18f46j13.h: 2166: } CCPR3Lbits_t;
[; ;pic18f46j13.h: 2167: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF16;
[; ;pic18f46j13.h: 2176: extern volatile unsigned char CCPR3H @ 0xF17;
"2178
[; ;pic18f46j13.h: 2178: asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
[; ;pic18f46j13.h: 2181: typedef union {
[; ;pic18f46j13.h: 2182: struct {
[; ;pic18f46j13.h: 2183: unsigned CCPR3H :8;
[; ;pic18f46j13.h: 2184: };
[; ;pic18f46j13.h: 2185: } CCPR3Hbits_t;
[; ;pic18f46j13.h: 2186: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF17;
[; ;pic18f46j13.h: 2195: extern volatile unsigned char ECCP3DEL @ 0xF18;
"2197
[; ;pic18f46j13.h: 2197: asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
[; ;pic18f46j13.h: 2200: typedef union {
[; ;pic18f46j13.h: 2201: struct {
[; ;pic18f46j13.h: 2202: unsigned P3DC :7;
[; ;pic18f46j13.h: 2203: unsigned P3RSEN :1;
[; ;pic18f46j13.h: 2204: };
[; ;pic18f46j13.h: 2205: struct {
[; ;pic18f46j13.h: 2206: unsigned P3DC0 :1;
[; ;pic18f46j13.h: 2207: unsigned P3DC1 :1;
[; ;pic18f46j13.h: 2208: unsigned P3DC2 :1;
[; ;pic18f46j13.h: 2209: unsigned P3DC3 :1;
[; ;pic18f46j13.h: 2210: unsigned P3DC4 :1;
[; ;pic18f46j13.h: 2211: unsigned P3DC5 :1;
[; ;pic18f46j13.h: 2212: unsigned P3DC6 :1;
[; ;pic18f46j13.h: 2213: };
[; ;pic18f46j13.h: 2214: } ECCP3DELbits_t;
[; ;pic18f46j13.h: 2215: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF18;
[; ;pic18f46j13.h: 2264: extern volatile unsigned char ECCP3AS @ 0xF19;
"2266
[; ;pic18f46j13.h: 2266: asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
[; ;pic18f46j13.h: 2269: typedef union {
[; ;pic18f46j13.h: 2270: struct {
[; ;pic18f46j13.h: 2271: unsigned PSS3BD :2;
[; ;pic18f46j13.h: 2272: unsigned PSS3AC :2;
[; ;pic18f46j13.h: 2273: unsigned ECCP3AS :3;
[; ;pic18f46j13.h: 2274: unsigned ECCP3ASE :1;
[; ;pic18f46j13.h: 2275: };
[; ;pic18f46j13.h: 2276: struct {
[; ;pic18f46j13.h: 2277: unsigned PSS3BD0 :1;
[; ;pic18f46j13.h: 2278: unsigned PSS3BD1 :1;
[; ;pic18f46j13.h: 2279: unsigned PSS3AC0 :1;
[; ;pic18f46j13.h: 2280: unsigned PSS3AC1 :1;
[; ;pic18f46j13.h: 2281: unsigned ECCP3AS0 :1;
[; ;pic18f46j13.h: 2282: unsigned ECCP3AS1 :1;
[; ;pic18f46j13.h: 2283: unsigned ECCP3AS2 :1;
[; ;pic18f46j13.h: 2284: };
[; ;pic18f46j13.h: 2285: } ECCP3ASbits_t;
[; ;pic18f46j13.h: 2286: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF19;
[; ;pic18f46j13.h: 2345: extern volatile unsigned char PSTR3CON @ 0xF1A;
"2347
[; ;pic18f46j13.h: 2347: asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
[; ;pic18f46j13.h: 2350: typedef union {
[; ;pic18f46j13.h: 2351: struct {
[; ;pic18f46j13.h: 2352: unsigned STRA :1;
[; ;pic18f46j13.h: 2353: unsigned STRB :1;
[; ;pic18f46j13.h: 2354: unsigned STRC :1;
[; ;pic18f46j13.h: 2355: unsigned STRD :1;
[; ;pic18f46j13.h: 2356: unsigned STRSYNC :1;
[; ;pic18f46j13.h: 2357: unsigned :1;
[; ;pic18f46j13.h: 2358: unsigned CMPL :2;
[; ;pic18f46j13.h: 2359: };
[; ;pic18f46j13.h: 2360: struct {
[; ;pic18f46j13.h: 2361: unsigned :6;
[; ;pic18f46j13.h: 2362: unsigned CMPL0 :1;
[; ;pic18f46j13.h: 2363: unsigned CMPL1 :1;
[; ;pic18f46j13.h: 2364: };
[; ;pic18f46j13.h: 2365: struct {
[; ;pic18f46j13.h: 2366: unsigned :6;
[; ;pic18f46j13.h: 2367: unsigned CMPL03 :1;
[; ;pic18f46j13.h: 2368: };
[; ;pic18f46j13.h: 2369: struct {
[; ;pic18f46j13.h: 2370: unsigned :7;
[; ;pic18f46j13.h: 2371: unsigned CMPL13 :1;
[; ;pic18f46j13.h: 2372: };
[; ;pic18f46j13.h: 2373: struct {
[; ;pic18f46j13.h: 2374: unsigned STRA3 :1;
[; ;pic18f46j13.h: 2375: };
[; ;pic18f46j13.h: 2376: struct {
[; ;pic18f46j13.h: 2377: unsigned :1;
[; ;pic18f46j13.h: 2378: unsigned STRB3 :1;
[; ;pic18f46j13.h: 2379: };
[; ;pic18f46j13.h: 2380: struct {
[; ;pic18f46j13.h: 2381: unsigned :2;
[; ;pic18f46j13.h: 2382: unsigned STRC3 :1;
[; ;pic18f46j13.h: 2383: };
[; ;pic18f46j13.h: 2384: struct {
[; ;pic18f46j13.h: 2385: unsigned :3;
[; ;pic18f46j13.h: 2386: unsigned STRD3 :1;
[; ;pic18f46j13.h: 2387: };
[; ;pic18f46j13.h: 2388: struct {
[; ;pic18f46j13.h: 2389: unsigned :4;
[; ;pic18f46j13.h: 2390: unsigned STRSYNC3 :1;
[; ;pic18f46j13.h: 2391: };
[; ;pic18f46j13.h: 2392: } PSTR3CONbits_t;
[; ;pic18f46j13.h: 2393: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1A;
[; ;pic18f46j13.h: 2472: extern volatile unsigned char T8CON @ 0xF1B;
"2474
[; ;pic18f46j13.h: 2474: asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
[; ;pic18f46j13.h: 2477: typedef union {
[; ;pic18f46j13.h: 2478: struct {
[; ;pic18f46j13.h: 2479: unsigned T8CKPS :2;
[; ;pic18f46j13.h: 2480: unsigned TMR8ON :1;
[; ;pic18f46j13.h: 2481: unsigned T8OUTPS :4;
[; ;pic18f46j13.h: 2482: };
[; ;pic18f46j13.h: 2483: struct {
[; ;pic18f46j13.h: 2484: unsigned T8CKPS0 :1;
[; ;pic18f46j13.h: 2485: unsigned T8CKPS1 :1;
[; ;pic18f46j13.h: 2486: unsigned :1;
[; ;pic18f46j13.h: 2487: unsigned T8OUTPS0 :1;
[; ;pic18f46j13.h: 2488: unsigned T8OUTPS1 :1;
[; ;pic18f46j13.h: 2489: unsigned T8OUTPS2 :1;
[; ;pic18f46j13.h: 2490: unsigned T8OUTPS3 :1;
[; ;pic18f46j13.h: 2491: };
[; ;pic18f46j13.h: 2492: } T8CONbits_t;
[; ;pic18f46j13.h: 2493: extern volatile T8CONbits_t T8CONbits @ 0xF1B;
[; ;pic18f46j13.h: 2542: extern volatile unsigned char PR8 @ 0xF1C;
"2544
[; ;pic18f46j13.h: 2544: asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
[; ;pic18f46j13.h: 2547: typedef union {
[; ;pic18f46j13.h: 2548: struct {
[; ;pic18f46j13.h: 2549: unsigned PR8 :8;
[; ;pic18f46j13.h: 2550: };
[; ;pic18f46j13.h: 2551: } PR8bits_t;
[; ;pic18f46j13.h: 2552: extern volatile PR8bits_t PR8bits @ 0xF1C;
[; ;pic18f46j13.h: 2561: extern volatile unsigned char TMR8 @ 0xF1D;
"2563
[; ;pic18f46j13.h: 2563: asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
[; ;pic18f46j13.h: 2566: typedef union {
[; ;pic18f46j13.h: 2567: struct {
[; ;pic18f46j13.h: 2568: unsigned TMR8 :8;
[; ;pic18f46j13.h: 2569: };
[; ;pic18f46j13.h: 2570: } TMR8bits_t;
[; ;pic18f46j13.h: 2571: extern volatile TMR8bits_t TMR8bits @ 0xF1D;
[; ;pic18f46j13.h: 2580: extern volatile unsigned char T6CON @ 0xF1E;
"2582
[; ;pic18f46j13.h: 2582: asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
[; ;pic18f46j13.h: 2585: typedef union {
[; ;pic18f46j13.h: 2586: struct {
[; ;pic18f46j13.h: 2587: unsigned T6CKPS :2;
[; ;pic18f46j13.h: 2588: unsigned TMR6ON :1;
[; ;pic18f46j13.h: 2589: unsigned T6OUTPS :4;
[; ;pic18f46j13.h: 2590: };
[; ;pic18f46j13.h: 2591: struct {
[; ;pic18f46j13.h: 2592: unsigned T6CKPS0 :1;
[; ;pic18f46j13.h: 2593: unsigned T6CKPS1 :1;
[; ;pic18f46j13.h: 2594: unsigned :1;
[; ;pic18f46j13.h: 2595: unsigned T6OUTPS0 :1;
[; ;pic18f46j13.h: 2596: unsigned T6OUTPS1 :1;
[; ;pic18f46j13.h: 2597: unsigned T6OUTPS2 :1;
[; ;pic18f46j13.h: 2598: unsigned T6OUTPS3 :1;
[; ;pic18f46j13.h: 2599: };
[; ;pic18f46j13.h: 2600: } T6CONbits_t;
[; ;pic18f46j13.h: 2601: extern volatile T6CONbits_t T6CONbits @ 0xF1E;
[; ;pic18f46j13.h: 2650: extern volatile unsigned char PR6 @ 0xF1F;
"2652
[; ;pic18f46j13.h: 2652: asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
[; ;pic18f46j13.h: 2655: typedef union {
[; ;pic18f46j13.h: 2656: struct {
[; ;pic18f46j13.h: 2657: unsigned PR6 :8;
[; ;pic18f46j13.h: 2658: };
[; ;pic18f46j13.h: 2659: } PR6bits_t;
[; ;pic18f46j13.h: 2660: extern volatile PR6bits_t PR6bits @ 0xF1F;
[; ;pic18f46j13.h: 2669: extern volatile unsigned char TMR6 @ 0xF20;
"2671
[; ;pic18f46j13.h: 2671: asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
[; ;pic18f46j13.h: 2674: typedef union {
[; ;pic18f46j13.h: 2675: struct {
[; ;pic18f46j13.h: 2676: unsigned TMR6 :8;
[; ;pic18f46j13.h: 2677: };
[; ;pic18f46j13.h: 2678: } TMR6bits_t;
[; ;pic18f46j13.h: 2679: extern volatile TMR6bits_t TMR6bits @ 0xF20;
[; ;pic18f46j13.h: 2688: extern volatile unsigned char T5GCON @ 0xF21;
"2690
[; ;pic18f46j13.h: 2690: asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
[; ;pic18f46j13.h: 2693: typedef union {
[; ;pic18f46j13.h: 2694: struct {
[; ;pic18f46j13.h: 2695: unsigned :3;
[; ;pic18f46j13.h: 2696: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f46j13.h: 2697: };
[; ;pic18f46j13.h: 2698: struct {
[; ;pic18f46j13.h: 2699: unsigned T5GSS :2;
[; ;pic18f46j13.h: 2700: unsigned T5GVAL :1;
[; ;pic18f46j13.h: 2701: unsigned T5GGO_nT5DONE :1;
[; ;pic18f46j13.h: 2702: unsigned T5GSPM :1;
[; ;pic18f46j13.h: 2703: unsigned T5GTM :1;
[; ;pic18f46j13.h: 2704: unsigned T5GPOL :1;
[; ;pic18f46j13.h: 2705: unsigned TMR5GE :1;
[; ;pic18f46j13.h: 2706: };
[; ;pic18f46j13.h: 2707: struct {
[; ;pic18f46j13.h: 2708: unsigned T5GSS0 :1;
[; ;pic18f46j13.h: 2709: unsigned T5GSS1 :1;
[; ;pic18f46j13.h: 2710: unsigned :1;
[; ;pic18f46j13.h: 2711: unsigned T5GGO :1;
[; ;pic18f46j13.h: 2712: };
[; ;pic18f46j13.h: 2713: struct {
[; ;pic18f46j13.h: 2714: unsigned :3;
[; ;pic18f46j13.h: 2715: unsigned NOT_T5DONE :1;
[; ;pic18f46j13.h: 2716: };
[; ;pic18f46j13.h: 2717: struct {
[; ;pic18f46j13.h: 2718: unsigned :3;
[; ;pic18f46j13.h: 2719: unsigned nT5DONE :1;
[; ;pic18f46j13.h: 2720: };
[; ;pic18f46j13.h: 2721: struct {
[; ;pic18f46j13.h: 2722: unsigned :3;
[; ;pic18f46j13.h: 2723: unsigned T5DONE :1;
[; ;pic18f46j13.h: 2724: };
[; ;pic18f46j13.h: 2725: } T5GCONbits_t;
[; ;pic18f46j13.h: 2726: extern volatile T5GCONbits_t T5GCONbits @ 0xF21;
[; ;pic18f46j13.h: 2800: extern volatile unsigned char T5CON @ 0xF22;
"2802
[; ;pic18f46j13.h: 2802: asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
[; ;pic18f46j13.h: 2805: typedef union {
[; ;pic18f46j13.h: 2806: struct {
[; ;pic18f46j13.h: 2807: unsigned :2;
[; ;pic18f46j13.h: 2808: unsigned NOT_T5SYNC :1;
[; ;pic18f46j13.h: 2809: };
[; ;pic18f46j13.h: 2810: struct {
[; ;pic18f46j13.h: 2811: unsigned TMR5ON :1;
[; ;pic18f46j13.h: 2812: unsigned RD16 :1;
[; ;pic18f46j13.h: 2813: unsigned nT5SYNC :1;
[; ;pic18f46j13.h: 2814: unsigned T5OSCEN :1;
[; ;pic18f46j13.h: 2815: unsigned T5CKPS :2;
[; ;pic18f46j13.h: 2816: unsigned TMR5CS :2;
[; ;pic18f46j13.h: 2817: };
[; ;pic18f46j13.h: 2818: struct {
[; ;pic18f46j13.h: 2819: unsigned :4;
[; ;pic18f46j13.h: 2820: unsigned T5CKPS0 :1;
[; ;pic18f46j13.h: 2821: unsigned T5CKPS1 :1;
[; ;pic18f46j13.h: 2822: unsigned TMR5CS0 :1;
[; ;pic18f46j13.h: 2823: unsigned TMR5CS1 :1;
[; ;pic18f46j13.h: 2824: };
[; ;pic18f46j13.h: 2825: struct {
[; ;pic18f46j13.h: 2826: unsigned :1;
[; ;pic18f46j13.h: 2827: unsigned RD165 :1;
[; ;pic18f46j13.h: 2828: };
[; ;pic18f46j13.h: 2829: struct {
[; ;pic18f46j13.h: 2830: unsigned :3;
[; ;pic18f46j13.h: 2831: unsigned SOSCEN5 :1;
[; ;pic18f46j13.h: 2832: };
[; ;pic18f46j13.h: 2833: } T5CONbits_t;
[; ;pic18f46j13.h: 2834: extern volatile T5CONbits_t T5CONbits @ 0xF22;
[; ;pic18f46j13.h: 2903: extern volatile unsigned char TMR5L @ 0xF23;
"2905
[; ;pic18f46j13.h: 2905: asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
[; ;pic18f46j13.h: 2908: typedef union {
[; ;pic18f46j13.h: 2909: struct {
[; ;pic18f46j13.h: 2910: unsigned TMR5L :8;
[; ;pic18f46j13.h: 2911: };
[; ;pic18f46j13.h: 2912: } TMR5Lbits_t;
[; ;pic18f46j13.h: 2913: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF23;
[; ;pic18f46j13.h: 2922: extern volatile unsigned char TMR5H @ 0xF24;
"2924
[; ;pic18f46j13.h: 2924: asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
[; ;pic18f46j13.h: 2927: typedef union {
[; ;pic18f46j13.h: 2928: struct {
[; ;pic18f46j13.h: 2929: unsigned TMR5H :8;
[; ;pic18f46j13.h: 2930: };
[; ;pic18f46j13.h: 2931: } TMR5Hbits_t;
[; ;pic18f46j13.h: 2932: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF24;
[; ;pic18f46j13.h: 2941: extern volatile unsigned char CM3CON @ 0xF25;
"2943
[; ;pic18f46j13.h: 2943: asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
[; ;pic18f46j13.h: 2946: typedef union {
[; ;pic18f46j13.h: 2947: struct {
[; ;pic18f46j13.h: 2948: unsigned CCH :2;
[; ;pic18f46j13.h: 2949: unsigned CREF :1;
[; ;pic18f46j13.h: 2950: unsigned EVPOL :2;
[; ;pic18f46j13.h: 2951: unsigned CPOL :1;
[; ;pic18f46j13.h: 2952: unsigned COE :1;
[; ;pic18f46j13.h: 2953: unsigned CON :1;
[; ;pic18f46j13.h: 2954: };
[; ;pic18f46j13.h: 2955: struct {
[; ;pic18f46j13.h: 2956: unsigned CCH0 :1;
[; ;pic18f46j13.h: 2957: unsigned CCH1 :1;
[; ;pic18f46j13.h: 2958: unsigned :1;
[; ;pic18f46j13.h: 2959: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 2960: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 2961: };
[; ;pic18f46j13.h: 2962: struct {
[; ;pic18f46j13.h: 2963: unsigned CCH03 :1;
[; ;pic18f46j13.h: 2964: };
[; ;pic18f46j13.h: 2965: struct {
[; ;pic18f46j13.h: 2966: unsigned :1;
[; ;pic18f46j13.h: 2967: unsigned CCH13 :1;
[; ;pic18f46j13.h: 2968: };
[; ;pic18f46j13.h: 2969: struct {
[; ;pic18f46j13.h: 2970: unsigned :6;
[; ;pic18f46j13.h: 2971: unsigned COE3 :1;
[; ;pic18f46j13.h: 2972: };
[; ;pic18f46j13.h: 2973: struct {
[; ;pic18f46j13.h: 2974: unsigned :7;
[; ;pic18f46j13.h: 2975: unsigned CON3 :1;
[; ;pic18f46j13.h: 2976: };
[; ;pic18f46j13.h: 2977: struct {
[; ;pic18f46j13.h: 2978: unsigned :5;
[; ;pic18f46j13.h: 2979: unsigned CPOL3 :1;
[; ;pic18f46j13.h: 2980: };
[; ;pic18f46j13.h: 2981: struct {
[; ;pic18f46j13.h: 2982: unsigned :2;
[; ;pic18f46j13.h: 2983: unsigned CREF3 :1;
[; ;pic18f46j13.h: 2984: };
[; ;pic18f46j13.h: 2985: struct {
[; ;pic18f46j13.h: 2986: unsigned :3;
[; ;pic18f46j13.h: 2987: unsigned EVPOL03 :1;
[; ;pic18f46j13.h: 2988: };
[; ;pic18f46j13.h: 2989: struct {
[; ;pic18f46j13.h: 2990: unsigned :4;
[; ;pic18f46j13.h: 2991: unsigned EVPOL13 :1;
[; ;pic18f46j13.h: 2992: };
[; ;pic18f46j13.h: 2993: } CM3CONbits_t;
[; ;pic18f46j13.h: 2994: extern volatile CM3CONbits_t CM3CONbits @ 0xF25;
[; ;pic18f46j13.h: 3088: extern volatile unsigned char RTCVALL @ 0xF3A;
"3090
[; ;pic18f46j13.h: 3090: asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
[; ;pic18f46j13.h: 3093: typedef union {
[; ;pic18f46j13.h: 3094: struct {
[; ;pic18f46j13.h: 3095: unsigned RTCVALL :8;
[; ;pic18f46j13.h: 3096: };
[; ;pic18f46j13.h: 3097: } RTCVALLbits_t;
[; ;pic18f46j13.h: 3098: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF3A;
[; ;pic18f46j13.h: 3107: extern volatile unsigned char RTCVALH @ 0xF3B;
"3109
[; ;pic18f46j13.h: 3109: asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
[; ;pic18f46j13.h: 3112: typedef union {
[; ;pic18f46j13.h: 3113: struct {
[; ;pic18f46j13.h: 3114: unsigned RTCVALH :8;
[; ;pic18f46j13.h: 3115: };
[; ;pic18f46j13.h: 3116: struct {
[; ;pic18f46j13.h: 3117: unsigned :6;
[; ;pic18f46j13.h: 3118: unsigned WAITB0 :1;
[; ;pic18f46j13.h: 3119: };
[; ;pic18f46j13.h: 3120: struct {
[; ;pic18f46j13.h: 3121: unsigned :7;
[; ;pic18f46j13.h: 3122: unsigned WAITB1 :1;
[; ;pic18f46j13.h: 3123: };
[; ;pic18f46j13.h: 3124: struct {
[; ;pic18f46j13.h: 3125: unsigned WAITE0 :1;
[; ;pic18f46j13.h: 3126: };
[; ;pic18f46j13.h: 3127: struct {
[; ;pic18f46j13.h: 3128: unsigned :1;
[; ;pic18f46j13.h: 3129: unsigned WAITE1 :1;
[; ;pic18f46j13.h: 3130: };
[; ;pic18f46j13.h: 3131: struct {
[; ;pic18f46j13.h: 3132: unsigned :2;
[; ;pic18f46j13.h: 3133: unsigned WAITM0 :1;
[; ;pic18f46j13.h: 3134: };
[; ;pic18f46j13.h: 3135: struct {
[; ;pic18f46j13.h: 3136: unsigned :3;
[; ;pic18f46j13.h: 3137: unsigned WAITM1 :1;
[; ;pic18f46j13.h: 3138: };
[; ;pic18f46j13.h: 3139: struct {
[; ;pic18f46j13.h: 3140: unsigned :4;
[; ;pic18f46j13.h: 3141: unsigned WAITM2 :1;
[; ;pic18f46j13.h: 3142: };
[; ;pic18f46j13.h: 3143: struct {
[; ;pic18f46j13.h: 3144: unsigned :5;
[; ;pic18f46j13.h: 3145: unsigned WAITM3 :1;
[; ;pic18f46j13.h: 3146: };
[; ;pic18f46j13.h: 3147: } RTCVALHbits_t;
[; ;pic18f46j13.h: 3148: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF3B;
[; ;pic18f46j13.h: 3197: extern volatile unsigned char PADCFG1 @ 0xF3C;
"3199
[; ;pic18f46j13.h: 3199: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f46j13.h: 3202: typedef union {
[; ;pic18f46j13.h: 3203: struct {
[; ;pic18f46j13.h: 3204: unsigned PMPTTL :1;
[; ;pic18f46j13.h: 3205: unsigned RTSECSEL0 :1;
[; ;pic18f46j13.h: 3206: unsigned RTSECSEL1 :1;
[; ;pic18f46j13.h: 3207: };
[; ;pic18f46j13.h: 3208: } PADCFG1bits_t;
[; ;pic18f46j13.h: 3209: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f46j13.h: 3228: extern volatile unsigned char REFOCON @ 0xF3D;
"3230
[; ;pic18f46j13.h: 3230: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f46j13.h: 3233: typedef union {
[; ;pic18f46j13.h: 3234: struct {
[; ;pic18f46j13.h: 3235: unsigned RODIV :4;
[; ;pic18f46j13.h: 3236: unsigned ROSEL :1;
[; ;pic18f46j13.h: 3237: unsigned ROSSLP :1;
[; ;pic18f46j13.h: 3238: unsigned :1;
[; ;pic18f46j13.h: 3239: unsigned ROON :1;
[; ;pic18f46j13.h: 3240: };
[; ;pic18f46j13.h: 3241: struct {
[; ;pic18f46j13.h: 3242: unsigned RODIV0 :1;
[; ;pic18f46j13.h: 3243: unsigned RODIV1 :1;
[; ;pic18f46j13.h: 3244: unsigned RODIV2 :1;
[; ;pic18f46j13.h: 3245: unsigned RODIV3 :1;
[; ;pic18f46j13.h: 3246: };
[; ;pic18f46j13.h: 3247: } REFOCONbits_t;
[; ;pic18f46j13.h: 3248: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f46j13.h: 3292: extern volatile unsigned char RTCCAL @ 0xF3E;
"3294
[; ;pic18f46j13.h: 3294: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f46j13.h: 3297: typedef union {
[; ;pic18f46j13.h: 3298: struct {
[; ;pic18f46j13.h: 3299: unsigned CAL :8;
[; ;pic18f46j13.h: 3300: };
[; ;pic18f46j13.h: 3301: struct {
[; ;pic18f46j13.h: 3302: unsigned CAL0 :1;
[; ;pic18f46j13.h: 3303: unsigned CAL1 :1;
[; ;pic18f46j13.h: 3304: unsigned CAL2 :1;
[; ;pic18f46j13.h: 3305: unsigned CAL3 :1;
[; ;pic18f46j13.h: 3306: unsigned CAL4 :1;
[; ;pic18f46j13.h: 3307: unsigned CAL5 :1;
[; ;pic18f46j13.h: 3308: unsigned CAL6 :1;
[; ;pic18f46j13.h: 3309: unsigned CAL7 :1;
[; ;pic18f46j13.h: 3310: };
[; ;pic18f46j13.h: 3311: } RTCCALbits_t;
[; ;pic18f46j13.h: 3312: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f46j13.h: 3361: extern volatile unsigned char RTCCFG @ 0xF3F;
"3363
[; ;pic18f46j13.h: 3363: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f46j13.h: 3366: typedef union {
[; ;pic18f46j13.h: 3367: struct {
[; ;pic18f46j13.h: 3368: unsigned RTCPTR0 :1;
[; ;pic18f46j13.h: 3369: unsigned RTCPTR1 :1;
[; ;pic18f46j13.h: 3370: unsigned RTCOE :1;
[; ;pic18f46j13.h: 3371: unsigned HALFSEC :1;
[; ;pic18f46j13.h: 3372: unsigned RTCSYNC :1;
[; ;pic18f46j13.h: 3373: unsigned RTCWREN :1;
[; ;pic18f46j13.h: 3374: unsigned :1;
[; ;pic18f46j13.h: 3375: unsigned RTCEN :1;
[; ;pic18f46j13.h: 3376: };
[; ;pic18f46j13.h: 3377: } RTCCFGbits_t;
[; ;pic18f46j13.h: 3378: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f46j13.h: 3417: extern volatile unsigned char ODCON3 @ 0xF40;
"3419
[; ;pic18f46j13.h: 3419: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f46j13.h: 3422: typedef union {
[; ;pic18f46j13.h: 3423: struct {
[; ;pic18f46j13.h: 3424: unsigned SPI1OD :1;
[; ;pic18f46j13.h: 3425: unsigned SPI2OD :1;
[; ;pic18f46j13.h: 3426: unsigned :5;
[; ;pic18f46j13.h: 3427: unsigned CTMUDS :1;
[; ;pic18f46j13.h: 3428: };
[; ;pic18f46j13.h: 3429: } ODCON3bits_t;
[; ;pic18f46j13.h: 3430: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f46j13.h: 3449: extern volatile unsigned char ODCON2 @ 0xF41;
"3451
[; ;pic18f46j13.h: 3451: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f46j13.h: 3454: typedef union {
[; ;pic18f46j13.h: 3455: struct {
[; ;pic18f46j13.h: 3456: unsigned U1OD :1;
[; ;pic18f46j13.h: 3457: unsigned U2OD :1;
[; ;pic18f46j13.h: 3458: unsigned CCP9OD :1;
[; ;pic18f46j13.h: 3459: unsigned CCP10OD :1;
[; ;pic18f46j13.h: 3460: };
[; ;pic18f46j13.h: 3461: } ODCON2bits_t;
[; ;pic18f46j13.h: 3462: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f46j13.h: 3486: extern volatile unsigned char ODCON1 @ 0xF42;
"3488
[; ;pic18f46j13.h: 3488: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f46j13.h: 3491: typedef union {
[; ;pic18f46j13.h: 3492: struct {
[; ;pic18f46j13.h: 3493: unsigned ECCP1OD :1;
[; ;pic18f46j13.h: 3494: unsigned ECCP2OD :1;
[; ;pic18f46j13.h: 3495: unsigned ECCP3OD :1;
[; ;pic18f46j13.h: 3496: unsigned CCP4OD :1;
[; ;pic18f46j13.h: 3497: unsigned CCP5OD :1;
[; ;pic18f46j13.h: 3498: unsigned CCP6OD :1;
[; ;pic18f46j13.h: 3499: unsigned CCP7OD :1;
[; ;pic18f46j13.h: 3500: unsigned CCP8OD :1;
[; ;pic18f46j13.h: 3501: };
[; ;pic18f46j13.h: 3502: } ODCON1bits_t;
[; ;pic18f46j13.h: 3503: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f46j13.h: 3547: extern volatile unsigned char ALRMVALL @ 0xF44;
"3549
[; ;pic18f46j13.h: 3549: asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
[; ;pic18f46j13.h: 3552: typedef union {
[; ;pic18f46j13.h: 3553: struct {
[; ;pic18f46j13.h: 3554: unsigned ALRMVALL :8;
[; ;pic18f46j13.h: 3555: };
[; ;pic18f46j13.h: 3556: } ALRMVALLbits_t;
[; ;pic18f46j13.h: 3557: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF44;
[; ;pic18f46j13.h: 3566: extern volatile unsigned char ALRMVALH @ 0xF45;
"3568
[; ;pic18f46j13.h: 3568: asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
[; ;pic18f46j13.h: 3571: typedef union {
[; ;pic18f46j13.h: 3572: struct {
[; ;pic18f46j13.h: 3573: unsigned ALRMVALH :8;
[; ;pic18f46j13.h: 3574: };
[; ;pic18f46j13.h: 3575: } ALRMVALHbits_t;
[; ;pic18f46j13.h: 3576: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF45;
[; ;pic18f46j13.h: 3585: extern volatile unsigned char ALRMRPT @ 0xF46;
"3587
[; ;pic18f46j13.h: 3587: asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
[; ;pic18f46j13.h: 3590: typedef union {
[; ;pic18f46j13.h: 3591: struct {
[; ;pic18f46j13.h: 3592: unsigned ARPT :8;
[; ;pic18f46j13.h: 3593: };
[; ;pic18f46j13.h: 3594: struct {
[; ;pic18f46j13.h: 3595: unsigned ARPT0 :1;
[; ;pic18f46j13.h: 3596: unsigned ARPT1 :1;
[; ;pic18f46j13.h: 3597: unsigned ARPT2 :1;
[; ;pic18f46j13.h: 3598: unsigned ARPT3 :1;
[; ;pic18f46j13.h: 3599: unsigned ARPT4 :1;
[; ;pic18f46j13.h: 3600: unsigned ARPT5 :1;
[; ;pic18f46j13.h: 3601: unsigned ARPT6 :1;
[; ;pic18f46j13.h: 3602: unsigned ARPT7 :1;
[; ;pic18f46j13.h: 3603: };
[; ;pic18f46j13.h: 3604: } ALRMRPTbits_t;
[; ;pic18f46j13.h: 3605: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF46;
[; ;pic18f46j13.h: 3654: extern volatile unsigned char ALRMCFG @ 0xF47;
"3656
[; ;pic18f46j13.h: 3656: asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
[; ;pic18f46j13.h: 3659: typedef union {
[; ;pic18f46j13.h: 3660: struct {
[; ;pic18f46j13.h: 3661: unsigned ALRMPTR :2;
[; ;pic18f46j13.h: 3662: unsigned AMASK :4;
[; ;pic18f46j13.h: 3663: unsigned CHIME :1;
[; ;pic18f46j13.h: 3664: unsigned ALRMEN :1;
[; ;pic18f46j13.h: 3665: };
[; ;pic18f46j13.h: 3666: struct {
[; ;pic18f46j13.h: 3667: unsigned ALRMPTR0 :1;
[; ;pic18f46j13.h: 3668: unsigned ALRMPTR1 :1;
[; ;pic18f46j13.h: 3669: unsigned AMASK0 :1;
[; ;pic18f46j13.h: 3670: unsigned AMASK1 :1;
[; ;pic18f46j13.h: 3671: unsigned AMASK2 :1;
[; ;pic18f46j13.h: 3672: unsigned AMASK3 :1;
[; ;pic18f46j13.h: 3673: };
[; ;pic18f46j13.h: 3674: } ALRMCFGbits_t;
[; ;pic18f46j13.h: 3675: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF47;
[; ;pic18f46j13.h: 3729: extern volatile unsigned char ANCON0 @ 0xF48;
"3731
[; ;pic18f46j13.h: 3731: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f46j13.h: 3734: typedef union {
[; ;pic18f46j13.h: 3735: struct {
[; ;pic18f46j13.h: 3736: unsigned PCFG0 :1;
[; ;pic18f46j13.h: 3737: unsigned PCFG1 :1;
[; ;pic18f46j13.h: 3738: unsigned PCFG2 :1;
[; ;pic18f46j13.h: 3739: unsigned PCFG3 :1;
[; ;pic18f46j13.h: 3740: unsigned PCFG4 :1;
[; ;pic18f46j13.h: 3741: unsigned PCFG5 :1;
[; ;pic18f46j13.h: 3742: unsigned PCFG6 :1;
[; ;pic18f46j13.h: 3743: unsigned PCFG7 :1;
[; ;pic18f46j13.h: 3744: };
[; ;pic18f46j13.h: 3745: } ANCON0bits_t;
[; ;pic18f46j13.h: 3746: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f46j13.h: 3790: extern volatile unsigned char ANCON1 @ 0xF49;
"3792
[; ;pic18f46j13.h: 3792: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f46j13.h: 3795: typedef union {
[; ;pic18f46j13.h: 3796: struct {
[; ;pic18f46j13.h: 3797: unsigned PCFG8 :1;
[; ;pic18f46j13.h: 3798: unsigned PCFG9 :1;
[; ;pic18f46j13.h: 3799: unsigned PCFG10 :1;
[; ;pic18f46j13.h: 3800: unsigned PCFG11 :1;
[; ;pic18f46j13.h: 3801: unsigned PCFG12 :1;
[; ;pic18f46j13.h: 3802: unsigned :2;
[; ;pic18f46j13.h: 3803: unsigned VBGEN :1;
[; ;pic18f46j13.h: 3804: };
[; ;pic18f46j13.h: 3805: struct {
[; ;pic18f46j13.h: 3806: unsigned :7;
[; ;pic18f46j13.h: 3807: unsigned PCFG15 :1;
[; ;pic18f46j13.h: 3808: };
[; ;pic18f46j13.h: 3809: } ANCON1bits_t;
[; ;pic18f46j13.h: 3810: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f46j13.h: 3849: extern volatile unsigned char DSWAKEL @ 0xF4A;
"3851
[; ;pic18f46j13.h: 3851: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f46j13.h: 3854: typedef union {
[; ;pic18f46j13.h: 3855: struct {
[; ;pic18f46j13.h: 3856: unsigned DSPOR :1;
[; ;pic18f46j13.h: 3857: unsigned :1;
[; ;pic18f46j13.h: 3858: unsigned DSMCLR :1;
[; ;pic18f46j13.h: 3859: unsigned DSRTC :1;
[; ;pic18f46j13.h: 3860: unsigned DSWDT :1;
[; ;pic18f46j13.h: 3861: unsigned DSULP :1;
[; ;pic18f46j13.h: 3862: unsigned :1;
[; ;pic18f46j13.h: 3863: unsigned DSFLT :1;
[; ;pic18f46j13.h: 3864: };
[; ;pic18f46j13.h: 3865: } DSWAKELbits_t;
[; ;pic18f46j13.h: 3866: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f46j13.h: 3900: extern volatile unsigned char DSWAKEH @ 0xF4B;
"3902
[; ;pic18f46j13.h: 3902: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f46j13.h: 3905: typedef union {
[; ;pic18f46j13.h: 3906: struct {
[; ;pic18f46j13.h: 3907: unsigned DSINT0 :1;
[; ;pic18f46j13.h: 3908: };
[; ;pic18f46j13.h: 3909: } DSWAKEHbits_t;
[; ;pic18f46j13.h: 3910: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f46j13.h: 3919: extern volatile unsigned char DSCONL @ 0xF4C;
"3921
[; ;pic18f46j13.h: 3921: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f46j13.h: 3924: typedef union {
[; ;pic18f46j13.h: 3925: struct {
[; ;pic18f46j13.h: 3926: unsigned RELEASE :1;
[; ;pic18f46j13.h: 3927: unsigned DSBOR :1;
[; ;pic18f46j13.h: 3928: unsigned ULPWDIS :1;
[; ;pic18f46j13.h: 3929: };
[; ;pic18f46j13.h: 3930: } DSCONLbits_t;
[; ;pic18f46j13.h: 3931: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f46j13.h: 3950: extern volatile unsigned char DSCONH @ 0xF4D;
"3952
[; ;pic18f46j13.h: 3952: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f46j13.h: 3955: typedef union {
[; ;pic18f46j13.h: 3956: struct {
[; ;pic18f46j13.h: 3957: unsigned RTCWDIS :1;
[; ;pic18f46j13.h: 3958: unsigned DSULPEN :1;
[; ;pic18f46j13.h: 3959: unsigned :5;
[; ;pic18f46j13.h: 3960: unsigned DSEN :1;
[; ;pic18f46j13.h: 3961: };
[; ;pic18f46j13.h: 3962: } DSCONHbits_t;
[; ;pic18f46j13.h: 3963: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f46j13.h: 3982: extern volatile unsigned char DSGPR0 @ 0xF4E;
"3984
[; ;pic18f46j13.h: 3984: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f46j13.h: 3987: typedef union {
[; ;pic18f46j13.h: 3988: struct {
[; ;pic18f46j13.h: 3989: unsigned DSGPR0 :8;
[; ;pic18f46j13.h: 3990: };
[; ;pic18f46j13.h: 3991: } DSGPR0bits_t;
[; ;pic18f46j13.h: 3992: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f46j13.h: 4001: extern volatile unsigned char DSGPR1 @ 0xF4F;
"4003
[; ;pic18f46j13.h: 4003: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f46j13.h: 4006: typedef union {
[; ;pic18f46j13.h: 4007: struct {
[; ;pic18f46j13.h: 4008: unsigned DSGPR1 :8;
[; ;pic18f46j13.h: 4009: };
[; ;pic18f46j13.h: 4010: } DSGPR1bits_t;
[; ;pic18f46j13.h: 4011: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f46j13.h: 4020: extern volatile unsigned char CCPTMRS2 @ 0xF50;
"4022
[; ;pic18f46j13.h: 4022: asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
[; ;pic18f46j13.h: 4025: typedef union {
[; ;pic18f46j13.h: 4026: struct {
[; ;pic18f46j13.h: 4027: unsigned C8TSEL :2;
[; ;pic18f46j13.h: 4028: unsigned C9TSEL0 :1;
[; ;pic18f46j13.h: 4029: unsigned :1;
[; ;pic18f46j13.h: 4030: unsigned C10TSEL0 :1;
[; ;pic18f46j13.h: 4031: };
[; ;pic18f46j13.h: 4032: struct {
[; ;pic18f46j13.h: 4033: unsigned C8TSEL0 :1;
[; ;pic18f46j13.h: 4034: unsigned C8TSEL1 :1;
[; ;pic18f46j13.h: 4035: };
[; ;pic18f46j13.h: 4036: } CCPTMRS2bits_t;
[; ;pic18f46j13.h: 4037: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF50;
[; ;pic18f46j13.h: 4066: extern volatile unsigned char CCPTMRS1 @ 0xF51;
"4068
[; ;pic18f46j13.h: 4068: asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
[; ;pic18f46j13.h: 4071: typedef union {
[; ;pic18f46j13.h: 4072: struct {
[; ;pic18f46j13.h: 4073: unsigned C4TSEL :2;
[; ;pic18f46j13.h: 4074: unsigned C5TSEL0 :1;
[; ;pic18f46j13.h: 4075: unsigned :1;
[; ;pic18f46j13.h: 4076: unsigned C6TSEL0 :1;
[; ;pic18f46j13.h: 4077: unsigned :1;
[; ;pic18f46j13.h: 4078: unsigned C7TSEL :2;
[; ;pic18f46j13.h: 4079: };
[; ;pic18f46j13.h: 4080: struct {
[; ;pic18f46j13.h: 4081: unsigned C4TSEL0 :1;
[; ;pic18f46j13.h: 4082: unsigned C4TSEL1 :1;
[; ;pic18f46j13.h: 4083: unsigned :4;
[; ;pic18f46j13.h: 4084: unsigned C7TSEL0 :1;
[; ;pic18f46j13.h: 4085: unsigned C7TSEL1 :1;
[; ;pic18f46j13.h: 4086: };
[; ;pic18f46j13.h: 4087: } CCPTMRS1bits_t;
[; ;pic18f46j13.h: 4088: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF51;
[; ;pic18f46j13.h: 4132: extern volatile unsigned char CCPTMRS0 @ 0xF52;
"4134
[; ;pic18f46j13.h: 4134: asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
[; ;pic18f46j13.h: 4137: typedef union {
[; ;pic18f46j13.h: 4138: struct {
[; ;pic18f46j13.h: 4139: unsigned C1TSEL :3;
[; ;pic18f46j13.h: 4140: unsigned C2TSEL :3;
[; ;pic18f46j13.h: 4141: unsigned C3TSEL :2;
[; ;pic18f46j13.h: 4142: };
[; ;pic18f46j13.h: 4143: struct {
[; ;pic18f46j13.h: 4144: unsigned C1TSEL0 :1;
[; ;pic18f46j13.h: 4145: unsigned C1TSEL1 :1;
[; ;pic18f46j13.h: 4146: unsigned C1TSEL2 :1;
[; ;pic18f46j13.h: 4147: unsigned C2TSEL0 :1;
[; ;pic18f46j13.h: 4148: unsigned C2TSEL1 :1;
[; ;pic18f46j13.h: 4149: unsigned C2TSEL2 :1;
[; ;pic18f46j13.h: 4150: unsigned C3TSEL0 :1;
[; ;pic18f46j13.h: 4151: unsigned C3TSEL1 :1;
[; ;pic18f46j13.h: 4152: };
[; ;pic18f46j13.h: 4153: } CCPTMRS0bits_t;
[; ;pic18f46j13.h: 4154: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF52;
[; ;pic18f46j13.h: 4213: extern volatile unsigned char CVRCON @ 0xF53;
"4215
[; ;pic18f46j13.h: 4215: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f46j13.h: 4218: typedef union {
[; ;pic18f46j13.h: 4219: struct {
[; ;pic18f46j13.h: 4220: unsigned CVR :4;
[; ;pic18f46j13.h: 4221: unsigned CVRSS :1;
[; ;pic18f46j13.h: 4222: unsigned CVRR :1;
[; ;pic18f46j13.h: 4223: unsigned CVROE :1;
[; ;pic18f46j13.h: 4224: unsigned CVREN :1;
[; ;pic18f46j13.h: 4225: };
[; ;pic18f46j13.h: 4226: struct {
[; ;pic18f46j13.h: 4227: unsigned CVR0 :1;
[; ;pic18f46j13.h: 4228: unsigned CVR1 :1;
[; ;pic18f46j13.h: 4229: unsigned CVR2 :1;
[; ;pic18f46j13.h: 4230: unsigned CVR3 :1;
[; ;pic18f46j13.h: 4231: };
[; ;pic18f46j13.h: 4232: struct {
[; ;pic18f46j13.h: 4233: unsigned :6;
[; ;pic18f46j13.h: 4234: unsigned CVROEN :1;
[; ;pic18f46j13.h: 4235: };
[; ;pic18f46j13.h: 4236: } CVRCONbits_t;
[; ;pic18f46j13.h: 4237: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f46j13.h: 4291: extern volatile unsigned char PMSTATL @ 0xF54;
"4293
[; ;pic18f46j13.h: 4293: asm("PMSTATL equ 0F54h");
[; <" PMSTATL equ 0F54h ;# ">
[; ;pic18f46j13.h: 4296: typedef union {
[; ;pic18f46j13.h: 4297: struct {
[; ;pic18f46j13.h: 4298: unsigned OB0E :1;
[; ;pic18f46j13.h: 4299: unsigned OB1E :1;
[; ;pic18f46j13.h: 4300: unsigned OB2E :1;
[; ;pic18f46j13.h: 4301: unsigned OB3E :1;
[; ;pic18f46j13.h: 4302: unsigned :2;
[; ;pic18f46j13.h: 4303: unsigned OBUF :1;
[; ;pic18f46j13.h: 4304: unsigned OBE :1;
[; ;pic18f46j13.h: 4305: };
[; ;pic18f46j13.h: 4306: } PMSTATLbits_t;
[; ;pic18f46j13.h: 4307: extern volatile PMSTATLbits_t PMSTATLbits @ 0xF54;
[; ;pic18f46j13.h: 4341: extern volatile unsigned char PMSTATH @ 0xF55;
"4343
[; ;pic18f46j13.h: 4343: asm("PMSTATH equ 0F55h");
[; <" PMSTATH equ 0F55h ;# ">
[; ;pic18f46j13.h: 4346: typedef union {
[; ;pic18f46j13.h: 4347: struct {
[; ;pic18f46j13.h: 4348: unsigned IB0F :1;
[; ;pic18f46j13.h: 4349: unsigned IB1F :1;
[; ;pic18f46j13.h: 4350: unsigned IB2F :1;
[; ;pic18f46j13.h: 4351: unsigned IB3F :1;
[; ;pic18f46j13.h: 4352: unsigned :2;
[; ;pic18f46j13.h: 4353: unsigned IBOV :1;
[; ;pic18f46j13.h: 4354: unsigned IBF :1;
[; ;pic18f46j13.h: 4355: };
[; ;pic18f46j13.h: 4356: } PMSTATHbits_t;
[; ;pic18f46j13.h: 4357: extern volatile PMSTATHbits_t PMSTATHbits @ 0xF55;
[; ;pic18f46j13.h: 4391: extern volatile unsigned char PMEL @ 0xF56;
"4393
[; ;pic18f46j13.h: 4393: asm("PMEL equ 0F56h");
[; <" PMEL equ 0F56h ;# ">
[; ;pic18f46j13.h: 4396: typedef union {
[; ;pic18f46j13.h: 4397: struct {
[; ;pic18f46j13.h: 4398: unsigned PTENL :8;
[; ;pic18f46j13.h: 4399: };
[; ;pic18f46j13.h: 4400: struct {
[; ;pic18f46j13.h: 4401: unsigned PTEN0 :1;
[; ;pic18f46j13.h: 4402: unsigned PTEN1 :1;
[; ;pic18f46j13.h: 4403: unsigned PTEN2 :1;
[; ;pic18f46j13.h: 4404: unsigned PTEN3 :1;
[; ;pic18f46j13.h: 4405: unsigned PTEN4 :1;
[; ;pic18f46j13.h: 4406: unsigned PTEN5 :1;
[; ;pic18f46j13.h: 4407: unsigned PTEN6 :1;
[; ;pic18f46j13.h: 4408: unsigned PTEN7 :1;
[; ;pic18f46j13.h: 4409: };
[; ;pic18f46j13.h: 4410: } PMELbits_t;
[; ;pic18f46j13.h: 4411: extern volatile PMELbits_t PMELbits @ 0xF56;
[; ;pic18f46j13.h: 4460: extern volatile unsigned char PMEH @ 0xF57;
"4462
[; ;pic18f46j13.h: 4462: asm("PMEH equ 0F57h");
[; <" PMEH equ 0F57h ;# ">
[; ;pic18f46j13.h: 4465: typedef union {
[; ;pic18f46j13.h: 4466: struct {
[; ;pic18f46j13.h: 4467: unsigned PTENH :8;
[; ;pic18f46j13.h: 4468: };
[; ;pic18f46j13.h: 4469: struct {
[; ;pic18f46j13.h: 4470: unsigned PTEN8 :1;
[; ;pic18f46j13.h: 4471: unsigned PTEN9 :1;
[; ;pic18f46j13.h: 4472: unsigned PTEN10 :1;
[; ;pic18f46j13.h: 4473: unsigned PTEN11 :1;
[; ;pic18f46j13.h: 4474: unsigned PTEN12 :1;
[; ;pic18f46j13.h: 4475: unsigned PTEN13 :1;
[; ;pic18f46j13.h: 4476: unsigned PTEN14 :1;
[; ;pic18f46j13.h: 4477: unsigned PTEN15 :1;
[; ;pic18f46j13.h: 4478: };
[; ;pic18f46j13.h: 4479: } PMEHbits_t;
[; ;pic18f46j13.h: 4480: extern volatile PMEHbits_t PMEHbits @ 0xF57;
[; ;pic18f46j13.h: 4529: extern volatile unsigned char PMDIN2L @ 0xF58;
"4531
[; ;pic18f46j13.h: 4531: asm("PMDIN2L equ 0F58h");
[; <" PMDIN2L equ 0F58h ;# ">
[; ;pic18f46j13.h: 4534: typedef union {
[; ;pic18f46j13.h: 4535: struct {
[; ;pic18f46j13.h: 4536: unsigned DATAL :8;
[; ;pic18f46j13.h: 4537: };
[; ;pic18f46j13.h: 4538: } PMDIN2Lbits_t;
[; ;pic18f46j13.h: 4539: extern volatile PMDIN2Lbits_t PMDIN2Lbits @ 0xF58;
[; ;pic18f46j13.h: 4548: extern volatile unsigned char PMDIN2H @ 0xF59;
"4550
[; ;pic18f46j13.h: 4550: asm("PMDIN2H equ 0F59h");
[; <" PMDIN2H equ 0F59h ;# ">
[; ;pic18f46j13.h: 4553: typedef union {
[; ;pic18f46j13.h: 4554: struct {
[; ;pic18f46j13.h: 4555: unsigned DATAH :8;
[; ;pic18f46j13.h: 4556: };
[; ;pic18f46j13.h: 4557: } PMDIN2Hbits_t;
[; ;pic18f46j13.h: 4558: extern volatile PMDIN2Hbits_t PMDIN2Hbits @ 0xF59;
[; ;pic18f46j13.h: 4567: extern volatile unsigned char PMDOUT2L @ 0xF5A;
"4569
[; ;pic18f46j13.h: 4569: asm("PMDOUT2L equ 0F5Ah");
[; <" PMDOUT2L equ 0F5Ah ;# ">
[; ;pic18f46j13.h: 4572: typedef union {
[; ;pic18f46j13.h: 4573: struct {
[; ;pic18f46j13.h: 4574: unsigned DATAL :8;
[; ;pic18f46j13.h: 4575: };
[; ;pic18f46j13.h: 4576: } PMDOUT2Lbits_t;
[; ;pic18f46j13.h: 4577: extern volatile PMDOUT2Lbits_t PMDOUT2Lbits @ 0xF5A;
[; ;pic18f46j13.h: 4586: extern volatile unsigned char PMDOUT2H @ 0xF5B;
"4588
[; ;pic18f46j13.h: 4588: asm("PMDOUT2H equ 0F5Bh");
[; <" PMDOUT2H equ 0F5Bh ;# ">
[; ;pic18f46j13.h: 4591: typedef union {
[; ;pic18f46j13.h: 4592: struct {
[; ;pic18f46j13.h: 4593: unsigned DATAH :8;
[; ;pic18f46j13.h: 4594: };
[; ;pic18f46j13.h: 4595: } PMDOUT2Hbits_t;
[; ;pic18f46j13.h: 4596: extern volatile PMDOUT2Hbits_t PMDOUT2Hbits @ 0xF5B;
[; ;pic18f46j13.h: 4605: extern volatile unsigned char PMMODEL @ 0xF5C;
"4607
[; ;pic18f46j13.h: 4607: asm("PMMODEL equ 0F5Ch");
[; <" PMMODEL equ 0F5Ch ;# ">
[; ;pic18f46j13.h: 4610: typedef union {
[; ;pic18f46j13.h: 4611: struct {
[; ;pic18f46j13.h: 4612: unsigned WAITE :2;
[; ;pic18f46j13.h: 4613: unsigned WAITM :4;
[; ;pic18f46j13.h: 4614: unsigned WAITB :2;
[; ;pic18f46j13.h: 4615: };
[; ;pic18f46j13.h: 4616: struct {
[; ;pic18f46j13.h: 4617: unsigned WAITE0 :1;
[; ;pic18f46j13.h: 4618: unsigned WAITE1 :1;
[; ;pic18f46j13.h: 4619: unsigned WAITM0 :1;
[; ;pic18f46j13.h: 4620: unsigned WAITM1 :1;
[; ;pic18f46j13.h: 4621: unsigned WAITM2 :1;
[; ;pic18f46j13.h: 4622: unsigned WAITM3 :1;
[; ;pic18f46j13.h: 4623: unsigned WAITB0 :1;
[; ;pic18f46j13.h: 4624: unsigned WAITB1 :1;
[; ;pic18f46j13.h: 4625: };
[; ;pic18f46j13.h: 4626: } PMMODELbits_t;
[; ;pic18f46j13.h: 4627: extern volatile PMMODELbits_t PMMODELbits @ 0xF5C;
[; ;pic18f46j13.h: 4686: extern volatile unsigned char PMMODEH @ 0xF5D;
"4688
[; ;pic18f46j13.h: 4688: asm("PMMODEH equ 0F5Dh");
[; <" PMMODEH equ 0F5Dh ;# ">
[; ;pic18f46j13.h: 4691: typedef union {
[; ;pic18f46j13.h: 4692: struct {
[; ;pic18f46j13.h: 4693: unsigned MODE0 :1;
[; ;pic18f46j13.h: 4694: unsigned MODE1 :1;
[; ;pic18f46j13.h: 4695: unsigned MODE16 :1;
[; ;pic18f46j13.h: 4696: unsigned INCM0 :1;
[; ;pic18f46j13.h: 4697: unsigned INCM1 :1;
[; ;pic18f46j13.h: 4698: unsigned IRQM0 :1;
[; ;pic18f46j13.h: 4699: unsigned IRQM1 :1;
[; ;pic18f46j13.h: 4700: unsigned BUSY :1;
[; ;pic18f46j13.h: 4701: };
[; ;pic18f46j13.h: 4702: } PMMODEHbits_t;
[; ;pic18f46j13.h: 4703: extern volatile PMMODEHbits_t PMMODEHbits @ 0xF5D;
[; ;pic18f46j13.h: 4747: extern volatile unsigned char PMCONL @ 0xF5E;
"4749
[; ;pic18f46j13.h: 4749: asm("PMCONL equ 0F5Eh");
[; <" PMCONL equ 0F5Eh ;# ">
[; ;pic18f46j13.h: 4752: typedef union {
[; ;pic18f46j13.h: 4753: struct {
[; ;pic18f46j13.h: 4754: unsigned RDSP :1;
[; ;pic18f46j13.h: 4755: unsigned WRSP :1;
[; ;pic18f46j13.h: 4756: unsigned BEP :1;
[; ;pic18f46j13.h: 4757: unsigned CS1P :1;
[; ;pic18f46j13.h: 4758: unsigned :1;
[; ;pic18f46j13.h: 4759: unsigned ALP :1;
[; ;pic18f46j13.h: 4760: unsigned CSF0 :1;
[; ;pic18f46j13.h: 4761: unsigned CSF1 :1;
[; ;pic18f46j13.h: 4762: };
[; ;pic18f46j13.h: 4763: } PMCONLbits_t;
[; ;pic18f46j13.h: 4764: extern volatile PMCONLbits_t PMCONLbits @ 0xF5E;
[; ;pic18f46j13.h: 4803: extern volatile unsigned char PMCONH @ 0xF5F;
"4805
[; ;pic18f46j13.h: 4805: asm("PMCONH equ 0F5Fh");
[; <" PMCONH equ 0F5Fh ;# ">
[; ;pic18f46j13.h: 4808: typedef union {
[; ;pic18f46j13.h: 4809: struct {
[; ;pic18f46j13.h: 4810: unsigned PTRDEN :1;
[; ;pic18f46j13.h: 4811: unsigned PTWREN :1;
[; ;pic18f46j13.h: 4812: unsigned PTBEEN :1;
[; ;pic18f46j13.h: 4813: unsigned ADRMUX0 :1;
[; ;pic18f46j13.h: 4814: unsigned ADRMUX1 :1;
[; ;pic18f46j13.h: 4815: unsigned :2;
[; ;pic18f46j13.h: 4816: unsigned PMPEN :1;
[; ;pic18f46j13.h: 4817: };
[; ;pic18f46j13.h: 4818: } PMCONHbits_t;
[; ;pic18f46j13.h: 4819: extern volatile PMCONHbits_t PMCONHbits @ 0xF5F;
[; ;pic18f46j13.h: 4853: extern volatile unsigned char DMABCH @ 0xF66;
"4855
[; ;pic18f46j13.h: 4855: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f46j13.h: 4858: typedef union {
[; ;pic18f46j13.h: 4859: struct {
[; ;pic18f46j13.h: 4860: unsigned DMACNTHB :2;
[; ;pic18f46j13.h: 4861: };
[; ;pic18f46j13.h: 4862: } DMABCHbits_t;
[; ;pic18f46j13.h: 4863: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f46j13.h: 4872: extern volatile unsigned char DMABCL @ 0xF67;
"4874
[; ;pic18f46j13.h: 4874: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f46j13.h: 4877: typedef union {
[; ;pic18f46j13.h: 4878: struct {
[; ;pic18f46j13.h: 4879: unsigned DMACNTLB :8;
[; ;pic18f46j13.h: 4880: };
[; ;pic18f46j13.h: 4881: } DMABCLbits_t;
[; ;pic18f46j13.h: 4882: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f46j13.h: 4891: extern volatile unsigned char RXADDRH @ 0xF68;
"4893
[; ;pic18f46j13.h: 4893: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f46j13.h: 4896: typedef union {
[; ;pic18f46j13.h: 4897: struct {
[; ;pic18f46j13.h: 4898: unsigned DMARCVPTRHB :4;
[; ;pic18f46j13.h: 4899: };
[; ;pic18f46j13.h: 4900: } RXADDRHbits_t;
[; ;pic18f46j13.h: 4901: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f46j13.h: 4910: extern volatile unsigned char RXADDRL @ 0xF69;
"4912
[; ;pic18f46j13.h: 4912: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f46j13.h: 4915: typedef union {
[; ;pic18f46j13.h: 4916: struct {
[; ;pic18f46j13.h: 4917: unsigned DMARCVPTRLB :8;
[; ;pic18f46j13.h: 4918: };
[; ;pic18f46j13.h: 4919: } RXADDRLbits_t;
[; ;pic18f46j13.h: 4920: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f46j13.h: 4929: extern volatile unsigned char TXADDRH @ 0xF6A;
"4931
[; ;pic18f46j13.h: 4931: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f46j13.h: 4934: typedef union {
[; ;pic18f46j13.h: 4935: struct {
[; ;pic18f46j13.h: 4936: unsigned DMATXPTRHB :4;
[; ;pic18f46j13.h: 4937: };
[; ;pic18f46j13.h: 4938: } TXADDRHbits_t;
[; ;pic18f46j13.h: 4939: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f46j13.h: 4948: extern volatile unsigned char TXADDRL @ 0xF6B;
"4950
[; ;pic18f46j13.h: 4950: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f46j13.h: 4953: typedef union {
[; ;pic18f46j13.h: 4954: struct {
[; ;pic18f46j13.h: 4955: unsigned DMATXPTRLB :8;
[; ;pic18f46j13.h: 4956: };
[; ;pic18f46j13.h: 4957: } TXADDRLbits_t;
[; ;pic18f46j13.h: 4958: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f46j13.h: 4967: extern volatile unsigned char PMDIN1L @ 0xF6C;
"4969
[; ;pic18f46j13.h: 4969: asm("PMDIN1L equ 0F6Ch");
[; <" PMDIN1L equ 0F6Ch ;# ">
[; ;pic18f46j13.h: 4972: typedef union {
[; ;pic18f46j13.h: 4973: struct {
[; ;pic18f46j13.h: 4974: unsigned DATAL :8;
[; ;pic18f46j13.h: 4975: };
[; ;pic18f46j13.h: 4976: } PMDIN1Lbits_t;
[; ;pic18f46j13.h: 4977: extern volatile PMDIN1Lbits_t PMDIN1Lbits @ 0xF6C;
[; ;pic18f46j13.h: 4986: extern volatile unsigned char PMDIN1H @ 0xF6D;
"4988
[; ;pic18f46j13.h: 4988: asm("PMDIN1H equ 0F6Dh");
[; <" PMDIN1H equ 0F6Dh ;# ">
[; ;pic18f46j13.h: 4991: typedef union {
[; ;pic18f46j13.h: 4992: struct {
[; ;pic18f46j13.h: 4993: unsigned DATAH :8;
[; ;pic18f46j13.h: 4994: };
[; ;pic18f46j13.h: 4995: } PMDIN1Hbits_t;
[; ;pic18f46j13.h: 4996: extern volatile PMDIN1Hbits_t PMDIN1Hbits @ 0xF6D;
[; ;pic18f46j13.h: 5005: extern volatile unsigned char PMADDRL @ 0xF6E;
"5007
[; ;pic18f46j13.h: 5007: asm("PMADDRL equ 0F6Eh");
[; <" PMADDRL equ 0F6Eh ;# ">
[; ;pic18f46j13.h: 5010: typedef union {
[; ;pic18f46j13.h: 5011: struct {
[; ;pic18f46j13.h: 5012: unsigned ADDRL :8;
[; ;pic18f46j13.h: 5013: };
[; ;pic18f46j13.h: 5014: } PMADDRLbits_t;
[; ;pic18f46j13.h: 5015: extern volatile PMADDRLbits_t PMADDRLbits @ 0xF6E;
[; ;pic18f46j13.h: 5024: extern volatile unsigned char PMDOUT1L @ 0xF6E;
"5026
[; ;pic18f46j13.h: 5026: asm("PMDOUT1L equ 0F6Eh");
[; <" PMDOUT1L equ 0F6Eh ;# ">
[; ;pic18f46j13.h: 5029: typedef union {
[; ;pic18f46j13.h: 5030: struct {
[; ;pic18f46j13.h: 5031: unsigned PMDOUT1L :8;
[; ;pic18f46j13.h: 5032: };
[; ;pic18f46j13.h: 5033: } PMDOUT1Lbits_t;
[; ;pic18f46j13.h: 5034: extern volatile PMDOUT1Lbits_t PMDOUT1Lbits @ 0xF6E;
[; ;pic18f46j13.h: 5043: extern volatile unsigned char PMADDRH @ 0xF6F;
"5045
[; ;pic18f46j13.h: 5045: asm("PMADDRH equ 0F6Fh");
[; <" PMADDRH equ 0F6Fh ;# ">
[; ;pic18f46j13.h: 5048: typedef union {
[; ;pic18f46j13.h: 5049: struct {
[; ;pic18f46j13.h: 5050: unsigned ADDRH :6;
[; ;pic18f46j13.h: 5051: unsigned CS1 :1;
[; ;pic18f46j13.h: 5052: };
[; ;pic18f46j13.h: 5053: } PMADDRHbits_t;
[; ;pic18f46j13.h: 5054: extern volatile PMADDRHbits_t PMADDRHbits @ 0xF6F;
[; ;pic18f46j13.h: 5068: extern volatile unsigned char PMDOUT1H @ 0xF6F;
"5070
[; ;pic18f46j13.h: 5070: asm("PMDOUT1H equ 0F6Fh");
[; <" PMDOUT1H equ 0F6Fh ;# ">
[; ;pic18f46j13.h: 5073: typedef union {
[; ;pic18f46j13.h: 5074: struct {
[; ;pic18f46j13.h: 5075: unsigned PMDOUT1H :8;
[; ;pic18f46j13.h: 5076: };
[; ;pic18f46j13.h: 5077: } PMDOUT1Hbits_t;
[; ;pic18f46j13.h: 5078: extern volatile PMDOUT1Hbits_t PMDOUT1Hbits @ 0xF6F;
[; ;pic18f46j13.h: 5087: extern volatile unsigned char CMSTAT @ 0xF70;
"5089
[; ;pic18f46j13.h: 5089: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f46j13.h: 5092: extern volatile unsigned char CMSTATUS @ 0xF70;
"5094
[; ;pic18f46j13.h: 5094: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f46j13.h: 5097: typedef union {
[; ;pic18f46j13.h: 5098: struct {
[; ;pic18f46j13.h: 5099: unsigned COUT1 :1;
[; ;pic18f46j13.h: 5100: unsigned COUT2 :1;
[; ;pic18f46j13.h: 5101: unsigned COUT3 :1;
[; ;pic18f46j13.h: 5102: };
[; ;pic18f46j13.h: 5103: } CMSTATbits_t;
[; ;pic18f46j13.h: 5104: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f46j13.h: 5122: typedef union {
[; ;pic18f46j13.h: 5123: struct {
[; ;pic18f46j13.h: 5124: unsigned COUT1 :1;
[; ;pic18f46j13.h: 5125: unsigned COUT2 :1;
[; ;pic18f46j13.h: 5126: unsigned COUT3 :1;
[; ;pic18f46j13.h: 5127: };
[; ;pic18f46j13.h: 5128: } CMSTATUSbits_t;
[; ;pic18f46j13.h: 5129: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f46j13.h: 5148: extern volatile unsigned char SSP2CON2 @ 0xF71;
"5150
[; ;pic18f46j13.h: 5150: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f46j13.h: 5153: typedef union {
[; ;pic18f46j13.h: 5154: struct {
[; ;pic18f46j13.h: 5155: unsigned SEN :1;
[; ;pic18f46j13.h: 5156: unsigned RSEN :1;
[; ;pic18f46j13.h: 5157: unsigned PEN :1;
[; ;pic18f46j13.h: 5158: unsigned RCEN :1;
[; ;pic18f46j13.h: 5159: unsigned ACKEN :1;
[; ;pic18f46j13.h: 5160: unsigned ACKDT :1;
[; ;pic18f46j13.h: 5161: unsigned ACKSTAT :1;
[; ;pic18f46j13.h: 5162: unsigned GCEN :1;
[; ;pic18f46j13.h: 5163: };
[; ;pic18f46j13.h: 5164: struct {
[; ;pic18f46j13.h: 5165: unsigned :1;
[; ;pic18f46j13.h: 5166: unsigned ADMSK1 :1;
[; ;pic18f46j13.h: 5167: unsigned ADMSK2 :1;
[; ;pic18f46j13.h: 5168: unsigned ADMSK3 :1;
[; ;pic18f46j13.h: 5169: unsigned ADMSK4 :1;
[; ;pic18f46j13.h: 5170: unsigned ADMSK5 :1;
[; ;pic18f46j13.h: 5171: };
[; ;pic18f46j13.h: 5172: struct {
[; ;pic18f46j13.h: 5173: unsigned :5;
[; ;pic18f46j13.h: 5174: unsigned ACKDT2 :1;
[; ;pic18f46j13.h: 5175: };
[; ;pic18f46j13.h: 5176: struct {
[; ;pic18f46j13.h: 5177: unsigned :4;
[; ;pic18f46j13.h: 5178: unsigned ACKEN2 :1;
[; ;pic18f46j13.h: 5179: };
[; ;pic18f46j13.h: 5180: struct {
[; ;pic18f46j13.h: 5181: unsigned :6;
[; ;pic18f46j13.h: 5182: unsigned ACKSTAT2 :1;
[; ;pic18f46j13.h: 5183: };
[; ;pic18f46j13.h: 5184: struct {
[; ;pic18f46j13.h: 5185: unsigned :1;
[; ;pic18f46j13.h: 5186: unsigned ADMSK12 :1;
[; ;pic18f46j13.h: 5187: };
[; ;pic18f46j13.h: 5188: struct {
[; ;pic18f46j13.h: 5189: unsigned :2;
[; ;pic18f46j13.h: 5190: unsigned ADMSK22 :1;
[; ;pic18f46j13.h: 5191: };
[; ;pic18f46j13.h: 5192: struct {
[; ;pic18f46j13.h: 5193: unsigned :3;
[; ;pic18f46j13.h: 5194: unsigned ADMSK32 :1;
[; ;pic18f46j13.h: 5195: };
[; ;pic18f46j13.h: 5196: struct {
[; ;pic18f46j13.h: 5197: unsigned :4;
[; ;pic18f46j13.h: 5198: unsigned ADMSK42 :1;
[; ;pic18f46j13.h: 5199: };
[; ;pic18f46j13.h: 5200: struct {
[; ;pic18f46j13.h: 5201: unsigned :5;
[; ;pic18f46j13.h: 5202: unsigned ADMSK52 :1;
[; ;pic18f46j13.h: 5203: };
[; ;pic18f46j13.h: 5204: struct {
[; ;pic18f46j13.h: 5205: unsigned :7;
[; ;pic18f46j13.h: 5206: unsigned GCEN2 :1;
[; ;pic18f46j13.h: 5207: };
[; ;pic18f46j13.h: 5208: struct {
[; ;pic18f46j13.h: 5209: unsigned :2;
[; ;pic18f46j13.h: 5210: unsigned PEN2 :1;
[; ;pic18f46j13.h: 5211: };
[; ;pic18f46j13.h: 5212: struct {
[; ;pic18f46j13.h: 5213: unsigned :3;
[; ;pic18f46j13.h: 5214: unsigned RCEN2 :1;
[; ;pic18f46j13.h: 5215: };
[; ;pic18f46j13.h: 5216: struct {
[; ;pic18f46j13.h: 5217: unsigned :1;
[; ;pic18f46j13.h: 5218: unsigned RSEN2 :1;
[; ;pic18f46j13.h: 5219: };
[; ;pic18f46j13.h: 5220: struct {
[; ;pic18f46j13.h: 5221: unsigned SEN2 :1;
[; ;pic18f46j13.h: 5222: };
[; ;pic18f46j13.h: 5223: } SSP2CON2bits_t;
[; ;pic18f46j13.h: 5224: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f46j13.h: 5358: extern volatile unsigned char SSP2CON1 @ 0xF72;
"5360
[; ;pic18f46j13.h: 5360: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f46j13.h: 5363: typedef union {
[; ;pic18f46j13.h: 5364: struct {
[; ;pic18f46j13.h: 5365: unsigned SSPM :4;
[; ;pic18f46j13.h: 5366: unsigned CKP :1;
[; ;pic18f46j13.h: 5367: unsigned SSPEN :1;
[; ;pic18f46j13.h: 5368: unsigned SSPOV :1;
[; ;pic18f46j13.h: 5369: unsigned WCOL :1;
[; ;pic18f46j13.h: 5370: };
[; ;pic18f46j13.h: 5371: struct {
[; ;pic18f46j13.h: 5372: unsigned SSPM0 :1;
[; ;pic18f46j13.h: 5373: unsigned SSPM1 :1;
[; ;pic18f46j13.h: 5374: unsigned SSPM2 :1;
[; ;pic18f46j13.h: 5375: unsigned SSPM3 :1;
[; ;pic18f46j13.h: 5376: };
[; ;pic18f46j13.h: 5377: struct {
[; ;pic18f46j13.h: 5378: unsigned :4;
[; ;pic18f46j13.h: 5379: unsigned CKP2 :1;
[; ;pic18f46j13.h: 5380: };
[; ;pic18f46j13.h: 5381: struct {
[; ;pic18f46j13.h: 5382: unsigned :5;
[; ;pic18f46j13.h: 5383: unsigned SSPEN2 :1;
[; ;pic18f46j13.h: 5384: };
[; ;pic18f46j13.h: 5385: struct {
[; ;pic18f46j13.h: 5386: unsigned SSPM02 :1;
[; ;pic18f46j13.h: 5387: };
[; ;pic18f46j13.h: 5388: struct {
[; ;pic18f46j13.h: 5389: unsigned :1;
[; ;pic18f46j13.h: 5390: unsigned SSPM12 :1;
[; ;pic18f46j13.h: 5391: };
[; ;pic18f46j13.h: 5392: struct {
[; ;pic18f46j13.h: 5393: unsigned :2;
[; ;pic18f46j13.h: 5394: unsigned SSPM22 :1;
[; ;pic18f46j13.h: 5395: };
[; ;pic18f46j13.h: 5396: struct {
[; ;pic18f46j13.h: 5397: unsigned :3;
[; ;pic18f46j13.h: 5398: unsigned SSPM32 :1;
[; ;pic18f46j13.h: 5399: };
[; ;pic18f46j13.h: 5400: struct {
[; ;pic18f46j13.h: 5401: unsigned :6;
[; ;pic18f46j13.h: 5402: unsigned SSPOV2 :1;
[; ;pic18f46j13.h: 5403: };
[; ;pic18f46j13.h: 5404: struct {
[; ;pic18f46j13.h: 5405: unsigned :7;
[; ;pic18f46j13.h: 5406: unsigned WCOL2 :1;
[; ;pic18f46j13.h: 5407: };
[; ;pic18f46j13.h: 5408: } SSP2CON1bits_t;
[; ;pic18f46j13.h: 5409: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f46j13.h: 5498: extern volatile unsigned char SSP2STAT @ 0xF73;
"5500
[; ;pic18f46j13.h: 5500: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f46j13.h: 5503: typedef union {
[; ;pic18f46j13.h: 5504: struct {
[; ;pic18f46j13.h: 5505: unsigned :2;
[; ;pic18f46j13.h: 5506: unsigned R_NOT_W :1;
[; ;pic18f46j13.h: 5507: };
[; ;pic18f46j13.h: 5508: struct {
[; ;pic18f46j13.h: 5509: unsigned :5;
[; ;pic18f46j13.h: 5510: unsigned D_NOT_A :1;
[; ;pic18f46j13.h: 5511: };
[; ;pic18f46j13.h: 5512: struct {
[; ;pic18f46j13.h: 5513: unsigned BF :1;
[; ;pic18f46j13.h: 5514: unsigned UA :1;
[; ;pic18f46j13.h: 5515: unsigned R_nW :1;
[; ;pic18f46j13.h: 5516: unsigned S :1;
[; ;pic18f46j13.h: 5517: unsigned P :1;
[; ;pic18f46j13.h: 5518: unsigned D_nA :1;
[; ;pic18f46j13.h: 5519: unsigned CKE :1;
[; ;pic18f46j13.h: 5520: unsigned SMP :1;
[; ;pic18f46j13.h: 5521: };
[; ;pic18f46j13.h: 5522: struct {
[; ;pic18f46j13.h: 5523: unsigned BF2 :1;
[; ;pic18f46j13.h: 5524: };
[; ;pic18f46j13.h: 5525: struct {
[; ;pic18f46j13.h: 5526: unsigned :6;
[; ;pic18f46j13.h: 5527: unsigned CKE2 :1;
[; ;pic18f46j13.h: 5528: };
[; ;pic18f46j13.h: 5529: struct {
[; ;pic18f46j13.h: 5530: unsigned :5;
[; ;pic18f46j13.h: 5531: unsigned DA2 :1;
[; ;pic18f46j13.h: 5532: };
[; ;pic18f46j13.h: 5533: struct {
[; ;pic18f46j13.h: 5534: unsigned :5;
[; ;pic18f46j13.h: 5535: unsigned DATA_ADDRESS2 :1;
[; ;pic18f46j13.h: 5536: };
[; ;pic18f46j13.h: 5537: struct {
[; ;pic18f46j13.h: 5538: unsigned :5;
[; ;pic18f46j13.h: 5539: unsigned D_A2 :1;
[; ;pic18f46j13.h: 5540: };
[; ;pic18f46j13.h: 5541: struct {
[; ;pic18f46j13.h: 5542: unsigned :5;
[; ;pic18f46j13.h: 5543: unsigned D_nA2 :1;
[; ;pic18f46j13.h: 5544: };
[; ;pic18f46j13.h: 5545: struct {
[; ;pic18f46j13.h: 5546: unsigned :5;
[; ;pic18f46j13.h: 5547: unsigned I2C_DAT2 :1;
[; ;pic18f46j13.h: 5548: };
[; ;pic18f46j13.h: 5549: struct {
[; ;pic18f46j13.h: 5550: unsigned :2;
[; ;pic18f46j13.h: 5551: unsigned I2C_READ2 :1;
[; ;pic18f46j13.h: 5552: };
[; ;pic18f46j13.h: 5553: struct {
[; ;pic18f46j13.h: 5554: unsigned :3;
[; ;pic18f46j13.h: 5555: unsigned I2C_START2 :1;
[; ;pic18f46j13.h: 5556: };
[; ;pic18f46j13.h: 5557: struct {
[; ;pic18f46j13.h: 5558: unsigned :4;
[; ;pic18f46j13.h: 5559: unsigned I2C_STOP2 :1;
[; ;pic18f46j13.h: 5560: };
[; ;pic18f46j13.h: 5561: struct {
[; ;pic18f46j13.h: 5562: unsigned :4;
[; ;pic18f46j13.h: 5563: unsigned P2 :1;
[; ;pic18f46j13.h: 5564: };
[; ;pic18f46j13.h: 5565: struct {
[; ;pic18f46j13.h: 5566: unsigned :2;
[; ;pic18f46j13.h: 5567: unsigned READ_WRITE2 :1;
[; ;pic18f46j13.h: 5568: };
[; ;pic18f46j13.h: 5569: struct {
[; ;pic18f46j13.h: 5570: unsigned :2;
[; ;pic18f46j13.h: 5571: unsigned RW2 :1;
[; ;pic18f46j13.h: 5572: };
[; ;pic18f46j13.h: 5573: struct {
[; ;pic18f46j13.h: 5574: unsigned :2;
[; ;pic18f46j13.h: 5575: unsigned R_W2 :1;
[; ;pic18f46j13.h: 5576: };
[; ;pic18f46j13.h: 5577: struct {
[; ;pic18f46j13.h: 5578: unsigned :2;
[; ;pic18f46j13.h: 5579: unsigned R_nW2 :1;
[; ;pic18f46j13.h: 5580: };
[; ;pic18f46j13.h: 5581: struct {
[; ;pic18f46j13.h: 5582: unsigned :3;
[; ;pic18f46j13.h: 5583: unsigned S2 :1;
[; ;pic18f46j13.h: 5584: };
[; ;pic18f46j13.h: 5585: struct {
[; ;pic18f46j13.h: 5586: unsigned :7;
[; ;pic18f46j13.h: 5587: unsigned SMP2 :1;
[; ;pic18f46j13.h: 5588: };
[; ;pic18f46j13.h: 5589: struct {
[; ;pic18f46j13.h: 5590: unsigned :3;
[; ;pic18f46j13.h: 5591: unsigned START2 :1;
[; ;pic18f46j13.h: 5592: };
[; ;pic18f46j13.h: 5593: struct {
[; ;pic18f46j13.h: 5594: unsigned :4;
[; ;pic18f46j13.h: 5595: unsigned STOP2 :1;
[; ;pic18f46j13.h: 5596: };
[; ;pic18f46j13.h: 5597: struct {
[; ;pic18f46j13.h: 5598: unsigned :1;
[; ;pic18f46j13.h: 5599: unsigned UA2 :1;
[; ;pic18f46j13.h: 5600: };
[; ;pic18f46j13.h: 5601: struct {
[; ;pic18f46j13.h: 5602: unsigned :5;
[; ;pic18f46j13.h: 5603: unsigned nA2 :1;
[; ;pic18f46j13.h: 5604: };
[; ;pic18f46j13.h: 5605: struct {
[; ;pic18f46j13.h: 5606: unsigned :5;
[; ;pic18f46j13.h: 5607: unsigned nADDRESS2 :1;
[; ;pic18f46j13.h: 5608: };
[; ;pic18f46j13.h: 5609: struct {
[; ;pic18f46j13.h: 5610: unsigned :2;
[; ;pic18f46j13.h: 5611: unsigned nW2 :1;
[; ;pic18f46j13.h: 5612: };
[; ;pic18f46j13.h: 5613: struct {
[; ;pic18f46j13.h: 5614: unsigned :2;
[; ;pic18f46j13.h: 5615: unsigned nWRITE2 :1;
[; ;pic18f46j13.h: 5616: };
[; ;pic18f46j13.h: 5617: } SSP2STATbits_t;
[; ;pic18f46j13.h: 5618: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f46j13.h: 5792: extern volatile unsigned char SSP2ADD @ 0xF74;
"5794
[; ;pic18f46j13.h: 5794: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f46j13.h: 5797: typedef union {
[; ;pic18f46j13.h: 5798: struct {
[; ;pic18f46j13.h: 5799: unsigned SSPADD :8;
[; ;pic18f46j13.h: 5800: };
[; ;pic18f46j13.h: 5801: struct {
[; ;pic18f46j13.h: 5802: unsigned MSK02 :1;
[; ;pic18f46j13.h: 5803: };
[; ;pic18f46j13.h: 5804: struct {
[; ;pic18f46j13.h: 5805: unsigned :1;
[; ;pic18f46j13.h: 5806: unsigned MSK12 :1;
[; ;pic18f46j13.h: 5807: };
[; ;pic18f46j13.h: 5808: struct {
[; ;pic18f46j13.h: 5809: unsigned :2;
[; ;pic18f46j13.h: 5810: unsigned MSK22 :1;
[; ;pic18f46j13.h: 5811: };
[; ;pic18f46j13.h: 5812: struct {
[; ;pic18f46j13.h: 5813: unsigned :3;
[; ;pic18f46j13.h: 5814: unsigned MSK32 :1;
[; ;pic18f46j13.h: 5815: };
[; ;pic18f46j13.h: 5816: struct {
[; ;pic18f46j13.h: 5817: unsigned :4;
[; ;pic18f46j13.h: 5818: unsigned MSK42 :1;
[; ;pic18f46j13.h: 5819: };
[; ;pic18f46j13.h: 5820: struct {
[; ;pic18f46j13.h: 5821: unsigned :5;
[; ;pic18f46j13.h: 5822: unsigned MSK52 :1;
[; ;pic18f46j13.h: 5823: };
[; ;pic18f46j13.h: 5824: struct {
[; ;pic18f46j13.h: 5825: unsigned :6;
[; ;pic18f46j13.h: 5826: unsigned MSK62 :1;
[; ;pic18f46j13.h: 5827: };
[; ;pic18f46j13.h: 5828: struct {
[; ;pic18f46j13.h: 5829: unsigned :7;
[; ;pic18f46j13.h: 5830: unsigned MSK72 :1;
[; ;pic18f46j13.h: 5831: };
[; ;pic18f46j13.h: 5832: } SSP2ADDbits_t;
[; ;pic18f46j13.h: 5833: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f46j13.h: 5882: extern volatile unsigned char SSP2MSK @ 0xF74;
"5884
[; ;pic18f46j13.h: 5884: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f46j13.h: 5887: typedef union {
[; ;pic18f46j13.h: 5888: struct {
[; ;pic18f46j13.h: 5889: unsigned MSK0 :1;
[; ;pic18f46j13.h: 5890: unsigned MSK1 :1;
[; ;pic18f46j13.h: 5891: unsigned MSK2 :1;
[; ;pic18f46j13.h: 5892: unsigned MSK3 :1;
[; ;pic18f46j13.h: 5893: unsigned MSK4 :1;
[; ;pic18f46j13.h: 5894: unsigned MSK5 :1;
[; ;pic18f46j13.h: 5895: unsigned MSK6 :1;
[; ;pic18f46j13.h: 5896: unsigned MSK7 :1;
[; ;pic18f46j13.h: 5897: };
[; ;pic18f46j13.h: 5898: } SSP2MSKbits_t;
[; ;pic18f46j13.h: 5899: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f46j13.h: 5943: extern volatile unsigned char SSP2BUF @ 0xF75;
"5945
[; ;pic18f46j13.h: 5945: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f46j13.h: 5948: typedef union {
[; ;pic18f46j13.h: 5949: struct {
[; ;pic18f46j13.h: 5950: unsigned SSPBUF :8;
[; ;pic18f46j13.h: 5951: };
[; ;pic18f46j13.h: 5952: } SSP2BUFbits_t;
[; ;pic18f46j13.h: 5953: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f46j13.h: 5962: extern volatile unsigned char T4CON @ 0xF76;
"5964
[; ;pic18f46j13.h: 5964: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f46j13.h: 5967: typedef union {
[; ;pic18f46j13.h: 5968: struct {
[; ;pic18f46j13.h: 5969: unsigned T4CKPS :2;
[; ;pic18f46j13.h: 5970: unsigned TMR4ON :1;
[; ;pic18f46j13.h: 5971: unsigned T4OUTPS :4;
[; ;pic18f46j13.h: 5972: };
[; ;pic18f46j13.h: 5973: struct {
[; ;pic18f46j13.h: 5974: unsigned T4CKPS0 :1;
[; ;pic18f46j13.h: 5975: unsigned T4CKPS1 :1;
[; ;pic18f46j13.h: 5976: unsigned :1;
[; ;pic18f46j13.h: 5977: unsigned T4OUTPS0 :1;
[; ;pic18f46j13.h: 5978: unsigned T4OUTPS1 :1;
[; ;pic18f46j13.h: 5979: unsigned T4OUTPS2 :1;
[; ;pic18f46j13.h: 5980: unsigned T4OUTPS3 :1;
[; ;pic18f46j13.h: 5981: };
[; ;pic18f46j13.h: 5982: } T4CONbits_t;
[; ;pic18f46j13.h: 5983: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f46j13.h: 6032: extern volatile unsigned char PR4 @ 0xF77;
"6034
[; ;pic18f46j13.h: 6034: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f46j13.h: 6037: typedef union {
[; ;pic18f46j13.h: 6038: struct {
[; ;pic18f46j13.h: 6039: unsigned PR4 :8;
[; ;pic18f46j13.h: 6040: };
[; ;pic18f46j13.h: 6041: } PR4bits_t;
[; ;pic18f46j13.h: 6042: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f46j13.h: 6051: extern volatile unsigned char TMR4 @ 0xF78;
"6053
[; ;pic18f46j13.h: 6053: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f46j13.h: 6056: typedef union {
[; ;pic18f46j13.h: 6057: struct {
[; ;pic18f46j13.h: 6058: unsigned TMR4 :8;
[; ;pic18f46j13.h: 6059: };
[; ;pic18f46j13.h: 6060: } TMR4bits_t;
[; ;pic18f46j13.h: 6061: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f46j13.h: 6070: extern volatile unsigned char T3CON @ 0xF79;
"6072
[; ;pic18f46j13.h: 6072: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f46j13.h: 6075: typedef union {
[; ;pic18f46j13.h: 6076: struct {
[; ;pic18f46j13.h: 6077: unsigned :2;
[; ;pic18f46j13.h: 6078: unsigned NOT_T3SYNC :1;
[; ;pic18f46j13.h: 6079: };
[; ;pic18f46j13.h: 6080: struct {
[; ;pic18f46j13.h: 6081: unsigned TMR3ON :1;
[; ;pic18f46j13.h: 6082: unsigned RD16 :1;
[; ;pic18f46j13.h: 6083: unsigned nT3SYNC :1;
[; ;pic18f46j13.h: 6084: unsigned T3OSCEN :1;
[; ;pic18f46j13.h: 6085: unsigned T3CKPS :2;
[; ;pic18f46j13.h: 6086: unsigned TMR3CS :2;
[; ;pic18f46j13.h: 6087: };
[; ;pic18f46j13.h: 6088: struct {
[; ;pic18f46j13.h: 6089: unsigned :4;
[; ;pic18f46j13.h: 6090: unsigned T3CKPS0 :1;
[; ;pic18f46j13.h: 6091: unsigned T3CKPS1 :1;
[; ;pic18f46j13.h: 6092: unsigned TMR3CS0 :1;
[; ;pic18f46j13.h: 6093: unsigned TMR3CS1 :1;
[; ;pic18f46j13.h: 6094: };
[; ;pic18f46j13.h: 6095: struct {
[; ;pic18f46j13.h: 6096: unsigned :7;
[; ;pic18f46j13.h: 6097: unsigned RD163 :1;
[; ;pic18f46j13.h: 6098: };
[; ;pic18f46j13.h: 6099: struct {
[; ;pic18f46j13.h: 6100: unsigned :3;
[; ;pic18f46j13.h: 6101: unsigned SOSCEN3 :1;
[; ;pic18f46j13.h: 6102: };
[; ;pic18f46j13.h: 6103: struct {
[; ;pic18f46j13.h: 6104: unsigned :7;
[; ;pic18f46j13.h: 6105: unsigned T3RD16 :1;
[; ;pic18f46j13.h: 6106: };
[; ;pic18f46j13.h: 6107: } T3CONbits_t;
[; ;pic18f46j13.h: 6108: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f46j13.h: 6182: extern volatile unsigned short TMR3 @ 0xF7A;
"6184
[; ;pic18f46j13.h: 6184: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f46j13.h: 6188: extern volatile unsigned char TMR3L @ 0xF7A;
"6190
[; ;pic18f46j13.h: 6190: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f46j13.h: 6193: typedef union {
[; ;pic18f46j13.h: 6194: struct {
[; ;pic18f46j13.h: 6195: unsigned TMR3L :8;
[; ;pic18f46j13.h: 6196: };
[; ;pic18f46j13.h: 6197: } TMR3Lbits_t;
[; ;pic18f46j13.h: 6198: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f46j13.h: 6207: extern volatile unsigned char TMR3H @ 0xF7B;
"6209
[; ;pic18f46j13.h: 6209: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f46j13.h: 6212: typedef union {
[; ;pic18f46j13.h: 6213: struct {
[; ;pic18f46j13.h: 6214: unsigned TMR3H :8;
[; ;pic18f46j13.h: 6215: };
[; ;pic18f46j13.h: 6216: } TMR3Hbits_t;
[; ;pic18f46j13.h: 6217: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f46j13.h: 6226: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"6228
[; ;pic18f46j13.h: 6228: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f46j13.h: 6231: typedef union {
[; ;pic18f46j13.h: 6232: struct {
[; ;pic18f46j13.h: 6233: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6234: unsigned WUE :1;
[; ;pic18f46j13.h: 6235: unsigned :1;
[; ;pic18f46j13.h: 6236: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6237: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6238: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6239: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6240: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6241: };
[; ;pic18f46j13.h: 6242: struct {
[; ;pic18f46j13.h: 6243: unsigned ABDEN2 :1;
[; ;pic18f46j13.h: 6244: };
[; ;pic18f46j13.h: 6245: struct {
[; ;pic18f46j13.h: 6246: unsigned :7;
[; ;pic18f46j13.h: 6247: unsigned ABDOVF2 :1;
[; ;pic18f46j13.h: 6248: };
[; ;pic18f46j13.h: 6249: struct {
[; ;pic18f46j13.h: 6250: unsigned :3;
[; ;pic18f46j13.h: 6251: unsigned BRG162 :1;
[; ;pic18f46j13.h: 6252: };
[; ;pic18f46j13.h: 6253: struct {
[; ;pic18f46j13.h: 6254: unsigned :5;
[; ;pic18f46j13.h: 6255: unsigned DTRXP2 :1;
[; ;pic18f46j13.h: 6256: };
[; ;pic18f46j13.h: 6257: struct {
[; ;pic18f46j13.h: 6258: unsigned :6;
[; ;pic18f46j13.h: 6259: unsigned RCIDL2 :1;
[; ;pic18f46j13.h: 6260: };
[; ;pic18f46j13.h: 6261: struct {
[; ;pic18f46j13.h: 6262: unsigned :6;
[; ;pic18f46j13.h: 6263: unsigned RCMT2 :1;
[; ;pic18f46j13.h: 6264: };
[; ;pic18f46j13.h: 6265: struct {
[; ;pic18f46j13.h: 6266: unsigned :5;
[; ;pic18f46j13.h: 6267: unsigned RXDTP2 :1;
[; ;pic18f46j13.h: 6268: };
[; ;pic18f46j13.h: 6269: struct {
[; ;pic18f46j13.h: 6270: unsigned :4;
[; ;pic18f46j13.h: 6271: unsigned SCKP2 :1;
[; ;pic18f46j13.h: 6272: };
[; ;pic18f46j13.h: 6273: struct {
[; ;pic18f46j13.h: 6274: unsigned :4;
[; ;pic18f46j13.h: 6275: unsigned TXCKP2 :1;
[; ;pic18f46j13.h: 6276: };
[; ;pic18f46j13.h: 6277: struct {
[; ;pic18f46j13.h: 6278: unsigned :1;
[; ;pic18f46j13.h: 6279: unsigned WUE2 :1;
[; ;pic18f46j13.h: 6280: };
[; ;pic18f46j13.h: 6281: } BAUDCON2bits_t;
[; ;pic18f46j13.h: 6282: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f46j13.h: 6371: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"6373
[; ;pic18f46j13.h: 6373: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f46j13.h: 6376: typedef union {
[; ;pic18f46j13.h: 6377: struct {
[; ;pic18f46j13.h: 6378: unsigned SPBRGH2 :8;
[; ;pic18f46j13.h: 6379: };
[; ;pic18f46j13.h: 6380: } SPBRGH2bits_t;
[; ;pic18f46j13.h: 6381: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f46j13.h: 6390: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"6392
[; ;pic18f46j13.h: 6392: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f46j13.h: 6395: extern volatile unsigned char BAUDCON @ 0xF7E;
"6397
[; ;pic18f46j13.h: 6397: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f46j13.h: 6399: extern volatile unsigned char BAUDCTL @ 0xF7E;
"6401
[; ;pic18f46j13.h: 6401: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f46j13.h: 6404: typedef union {
[; ;pic18f46j13.h: 6405: struct {
[; ;pic18f46j13.h: 6406: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6407: unsigned WUE :1;
[; ;pic18f46j13.h: 6408: unsigned :1;
[; ;pic18f46j13.h: 6409: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6410: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6411: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6412: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6413: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6414: };
[; ;pic18f46j13.h: 6415: struct {
[; ;pic18f46j13.h: 6416: unsigned ABDEN1 :1;
[; ;pic18f46j13.h: 6417: };
[; ;pic18f46j13.h: 6418: struct {
[; ;pic18f46j13.h: 6419: unsigned :7;
[; ;pic18f46j13.h: 6420: unsigned ABDOVF1 :1;
[; ;pic18f46j13.h: 6421: };
[; ;pic18f46j13.h: 6422: struct {
[; ;pic18f46j13.h: 6423: unsigned :3;
[; ;pic18f46j13.h: 6424: unsigned BRG161 :1;
[; ;pic18f46j13.h: 6425: };
[; ;pic18f46j13.h: 6426: struct {
[; ;pic18f46j13.h: 6427: unsigned :4;
[; ;pic18f46j13.h: 6428: unsigned CKTXP :1;
[; ;pic18f46j13.h: 6429: };
[; ;pic18f46j13.h: 6430: struct {
[; ;pic18f46j13.h: 6431: unsigned :5;
[; ;pic18f46j13.h: 6432: unsigned DTRXP :1;
[; ;pic18f46j13.h: 6433: };
[; ;pic18f46j13.h: 6434: struct {
[; ;pic18f46j13.h: 6435: unsigned :5;
[; ;pic18f46j13.h: 6436: unsigned DTRXP1 :1;
[; ;pic18f46j13.h: 6437: };
[; ;pic18f46j13.h: 6438: struct {
[; ;pic18f46j13.h: 6439: unsigned :6;
[; ;pic18f46j13.h: 6440: unsigned RCIDL1 :1;
[; ;pic18f46j13.h: 6441: };
[; ;pic18f46j13.h: 6442: struct {
[; ;pic18f46j13.h: 6443: unsigned :6;
[; ;pic18f46j13.h: 6444: unsigned RCMT :1;
[; ;pic18f46j13.h: 6445: };
[; ;pic18f46j13.h: 6446: struct {
[; ;pic18f46j13.h: 6447: unsigned :6;
[; ;pic18f46j13.h: 6448: unsigned RCMT1 :1;
[; ;pic18f46j13.h: 6449: };
[; ;pic18f46j13.h: 6450: struct {
[; ;pic18f46j13.h: 6451: unsigned :5;
[; ;pic18f46j13.h: 6452: unsigned RXDTP1 :1;
[; ;pic18f46j13.h: 6453: };
[; ;pic18f46j13.h: 6454: struct {
[; ;pic18f46j13.h: 6455: unsigned :4;
[; ;pic18f46j13.h: 6456: unsigned SCKP :1;
[; ;pic18f46j13.h: 6457: };
[; ;pic18f46j13.h: 6458: struct {
[; ;pic18f46j13.h: 6459: unsigned :4;
[; ;pic18f46j13.h: 6460: unsigned SCKP1 :1;
[; ;pic18f46j13.h: 6461: };
[; ;pic18f46j13.h: 6462: struct {
[; ;pic18f46j13.h: 6463: unsigned :4;
[; ;pic18f46j13.h: 6464: unsigned TXCKP1 :1;
[; ;pic18f46j13.h: 6465: };
[; ;pic18f46j13.h: 6466: struct {
[; ;pic18f46j13.h: 6467: unsigned :1;
[; ;pic18f46j13.h: 6468: unsigned WUE1 :1;
[; ;pic18f46j13.h: 6469: };
[; ;pic18f46j13.h: 6470: struct {
[; ;pic18f46j13.h: 6471: unsigned :5;
[; ;pic18f46j13.h: 6472: unsigned RXCKP :1;
[; ;pic18f46j13.h: 6473: };
[; ;pic18f46j13.h: 6474: struct {
[; ;pic18f46j13.h: 6475: unsigned :1;
[; ;pic18f46j13.h: 6476: unsigned W4E :1;
[; ;pic18f46j13.h: 6477: };
[; ;pic18f46j13.h: 6478: } BAUDCON1bits_t;
[; ;pic18f46j13.h: 6479: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f46j13.h: 6597: typedef union {
[; ;pic18f46j13.h: 6598: struct {
[; ;pic18f46j13.h: 6599: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6600: unsigned WUE :1;
[; ;pic18f46j13.h: 6601: unsigned :1;
[; ;pic18f46j13.h: 6602: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6603: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6604: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6605: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6606: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6607: };
[; ;pic18f46j13.h: 6608: struct {
[; ;pic18f46j13.h: 6609: unsigned ABDEN1 :1;
[; ;pic18f46j13.h: 6610: };
[; ;pic18f46j13.h: 6611: struct {
[; ;pic18f46j13.h: 6612: unsigned :7;
[; ;pic18f46j13.h: 6613: unsigned ABDOVF1 :1;
[; ;pic18f46j13.h: 6614: };
[; ;pic18f46j13.h: 6615: struct {
[; ;pic18f46j13.h: 6616: unsigned :3;
[; ;pic18f46j13.h: 6617: unsigned BRG161 :1;
[; ;pic18f46j13.h: 6618: };
[; ;pic18f46j13.h: 6619: struct {
[; ;pic18f46j13.h: 6620: unsigned :4;
[; ;pic18f46j13.h: 6621: unsigned CKTXP :1;
[; ;pic18f46j13.h: 6622: };
[; ;pic18f46j13.h: 6623: struct {
[; ;pic18f46j13.h: 6624: unsigned :5;
[; ;pic18f46j13.h: 6625: unsigned DTRXP :1;
[; ;pic18f46j13.h: 6626: };
[; ;pic18f46j13.h: 6627: struct {
[; ;pic18f46j13.h: 6628: unsigned :5;
[; ;pic18f46j13.h: 6629: unsigned DTRXP1 :1;
[; ;pic18f46j13.h: 6630: };
[; ;pic18f46j13.h: 6631: struct {
[; ;pic18f46j13.h: 6632: unsigned :6;
[; ;pic18f46j13.h: 6633: unsigned RCIDL1 :1;
[; ;pic18f46j13.h: 6634: };
[; ;pic18f46j13.h: 6635: struct {
[; ;pic18f46j13.h: 6636: unsigned :6;
[; ;pic18f46j13.h: 6637: unsigned RCMT :1;
[; ;pic18f46j13.h: 6638: };
[; ;pic18f46j13.h: 6639: struct {
[; ;pic18f46j13.h: 6640: unsigned :6;
[; ;pic18f46j13.h: 6641: unsigned RCMT1 :1;
[; ;pic18f46j13.h: 6642: };
[; ;pic18f46j13.h: 6643: struct {
[; ;pic18f46j13.h: 6644: unsigned :5;
[; ;pic18f46j13.h: 6645: unsigned RXDTP1 :1;
[; ;pic18f46j13.h: 6646: };
[; ;pic18f46j13.h: 6647: struct {
[; ;pic18f46j13.h: 6648: unsigned :4;
[; ;pic18f46j13.h: 6649: unsigned SCKP :1;
[; ;pic18f46j13.h: 6650: };
[; ;pic18f46j13.h: 6651: struct {
[; ;pic18f46j13.h: 6652: unsigned :4;
[; ;pic18f46j13.h: 6653: unsigned SCKP1 :1;
[; ;pic18f46j13.h: 6654: };
[; ;pic18f46j13.h: 6655: struct {
[; ;pic18f46j13.h: 6656: unsigned :4;
[; ;pic18f46j13.h: 6657: unsigned TXCKP1 :1;
[; ;pic18f46j13.h: 6658: };
[; ;pic18f46j13.h: 6659: struct {
[; ;pic18f46j13.h: 6660: unsigned :1;
[; ;pic18f46j13.h: 6661: unsigned WUE1 :1;
[; ;pic18f46j13.h: 6662: };
[; ;pic18f46j13.h: 6663: struct {
[; ;pic18f46j13.h: 6664: unsigned :5;
[; ;pic18f46j13.h: 6665: unsigned RXCKP :1;
[; ;pic18f46j13.h: 6666: };
[; ;pic18f46j13.h: 6667: struct {
[; ;pic18f46j13.h: 6668: unsigned :1;
[; ;pic18f46j13.h: 6669: unsigned W4E :1;
[; ;pic18f46j13.h: 6670: };
[; ;pic18f46j13.h: 6671: } BAUDCONbits_t;
[; ;pic18f46j13.h: 6672: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f46j13.h: 6789: typedef union {
[; ;pic18f46j13.h: 6790: struct {
[; ;pic18f46j13.h: 6791: unsigned ABDEN :1;
[; ;pic18f46j13.h: 6792: unsigned WUE :1;
[; ;pic18f46j13.h: 6793: unsigned :1;
[; ;pic18f46j13.h: 6794: unsigned BRG16 :1;
[; ;pic18f46j13.h: 6795: unsigned TXCKP :1;
[; ;pic18f46j13.h: 6796: unsigned RXDTP :1;
[; ;pic18f46j13.h: 6797: unsigned RCIDL :1;
[; ;pic18f46j13.h: 6798: unsigned ABDOVF :1;
[; ;pic18f46j13.h: 6799: };
[; ;pic18f46j13.h: 6800: struct {
[; ;pic18f46j13.h: 6801: unsigned ABDEN1 :1;
[; ;pic18f46j13.h: 6802: };
[; ;pic18f46j13.h: 6803: struct {
[; ;pic18f46j13.h: 6804: unsigned :7;
[; ;pic18f46j13.h: 6805: unsigned ABDOVF1 :1;
[; ;pic18f46j13.h: 6806: };
[; ;pic18f46j13.h: 6807: struct {
[; ;pic18f46j13.h: 6808: unsigned :3;
[; ;pic18f46j13.h: 6809: unsigned BRG161 :1;
[; ;pic18f46j13.h: 6810: };
[; ;pic18f46j13.h: 6811: struct {
[; ;pic18f46j13.h: 6812: unsigned :4;
[; ;pic18f46j13.h: 6813: unsigned CKTXP :1;
[; ;pic18f46j13.h: 6814: };
[; ;pic18f46j13.h: 6815: struct {
[; ;pic18f46j13.h: 6816: unsigned :5;
[; ;pic18f46j13.h: 6817: unsigned DTRXP :1;
[; ;pic18f46j13.h: 6818: };
[; ;pic18f46j13.h: 6819: struct {
[; ;pic18f46j13.h: 6820: unsigned :5;
[; ;pic18f46j13.h: 6821: unsigned DTRXP1 :1;
[; ;pic18f46j13.h: 6822: };
[; ;pic18f46j13.h: 6823: struct {
[; ;pic18f46j13.h: 6824: unsigned :6;
[; ;pic18f46j13.h: 6825: unsigned RCIDL1 :1;
[; ;pic18f46j13.h: 6826: };
[; ;pic18f46j13.h: 6827: struct {
[; ;pic18f46j13.h: 6828: unsigned :6;
[; ;pic18f46j13.h: 6829: unsigned RCMT :1;
[; ;pic18f46j13.h: 6830: };
[; ;pic18f46j13.h: 6831: struct {
[; ;pic18f46j13.h: 6832: unsigned :6;
[; ;pic18f46j13.h: 6833: unsigned RCMT1 :1;
[; ;pic18f46j13.h: 6834: };
[; ;pic18f46j13.h: 6835: struct {
[; ;pic18f46j13.h: 6836: unsigned :5;
[; ;pic18f46j13.h: 6837: unsigned RXDTP1 :1;
[; ;pic18f46j13.h: 6838: };
[; ;pic18f46j13.h: 6839: struct {
[; ;pic18f46j13.h: 6840: unsigned :4;
[; ;pic18f46j13.h: 6841: unsigned SCKP :1;
[; ;pic18f46j13.h: 6842: };
[; ;pic18f46j13.h: 6843: struct {
[; ;pic18f46j13.h: 6844: unsigned :4;
[; ;pic18f46j13.h: 6845: unsigned SCKP1 :1;
[; ;pic18f46j13.h: 6846: };
[; ;pic18f46j13.h: 6847: struct {
[; ;pic18f46j13.h: 6848: unsigned :4;
[; ;pic18f46j13.h: 6849: unsigned TXCKP1 :1;
[; ;pic18f46j13.h: 6850: };
[; ;pic18f46j13.h: 6851: struct {
[; ;pic18f46j13.h: 6852: unsigned :1;
[; ;pic18f46j13.h: 6853: unsigned WUE1 :1;
[; ;pic18f46j13.h: 6854: };
[; ;pic18f46j13.h: 6855: struct {
[; ;pic18f46j13.h: 6856: unsigned :5;
[; ;pic18f46j13.h: 6857: unsigned RXCKP :1;
[; ;pic18f46j13.h: 6858: };
[; ;pic18f46j13.h: 6859: struct {
[; ;pic18f46j13.h: 6860: unsigned :1;
[; ;pic18f46j13.h: 6861: unsigned W4E :1;
[; ;pic18f46j13.h: 6862: };
[; ;pic18f46j13.h: 6863: } BAUDCTLbits_t;
[; ;pic18f46j13.h: 6864: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f46j13.h: 6983: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"6985
[; ;pic18f46j13.h: 6985: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f46j13.h: 6988: extern volatile unsigned char SPBRGH @ 0xF7F;
"6990
[; ;pic18f46j13.h: 6990: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f46j13.h: 6993: typedef union {
[; ;pic18f46j13.h: 6994: struct {
[; ;pic18f46j13.h: 6995: unsigned SPBRGH1 :8;
[; ;pic18f46j13.h: 6996: };
[; ;pic18f46j13.h: 6997: } SPBRGH1bits_t;
[; ;pic18f46j13.h: 6998: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f46j13.h: 7006: typedef union {
[; ;pic18f46j13.h: 7007: struct {
[; ;pic18f46j13.h: 7008: unsigned SPBRGH1 :8;
[; ;pic18f46j13.h: 7009: };
[; ;pic18f46j13.h: 7010: } SPBRGHbits_t;
[; ;pic18f46j13.h: 7011: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f46j13.h: 7020: extern volatile unsigned char PORTA @ 0xF80;
"7022
[; ;pic18f46j13.h: 7022: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f46j13.h: 7025: typedef union {
[; ;pic18f46j13.h: 7026: struct {
[; ;pic18f46j13.h: 7027: unsigned RA0 :1;
[; ;pic18f46j13.h: 7028: unsigned RA1 :1;
[; ;pic18f46j13.h: 7029: unsigned RA2 :1;
[; ;pic18f46j13.h: 7030: unsigned RA3 :1;
[; ;pic18f46j13.h: 7031: unsigned :1;
[; ;pic18f46j13.h: 7032: unsigned RA5 :1;
[; ;pic18f46j13.h: 7033: unsigned RA6 :1;
[; ;pic18f46j13.h: 7034: unsigned RA7 :1;
[; ;pic18f46j13.h: 7035: };
[; ;pic18f46j13.h: 7036: struct {
[; ;pic18f46j13.h: 7037: unsigned AN0 :1;
[; ;pic18f46j13.h: 7038: unsigned AN1 :1;
[; ;pic18f46j13.h: 7039: unsigned AN2 :1;
[; ;pic18f46j13.h: 7040: unsigned AN3 :1;
[; ;pic18f46j13.h: 7041: unsigned :1;
[; ;pic18f46j13.h: 7042: unsigned AN4 :1;
[; ;pic18f46j13.h: 7043: unsigned OSC2 :1;
[; ;pic18f46j13.h: 7044: unsigned OSC1 :1;
[; ;pic18f46j13.h: 7045: };
[; ;pic18f46j13.h: 7046: struct {
[; ;pic18f46j13.h: 7047: unsigned :5;
[; ;pic18f46j13.h: 7048: unsigned NOT_SS1 :1;
[; ;pic18f46j13.h: 7049: };
[; ;pic18f46j13.h: 7050: struct {
[; ;pic18f46j13.h: 7051: unsigned C1INA :1;
[; ;pic18f46j13.h: 7052: unsigned C2INA :1;
[; ;pic18f46j13.h: 7053: unsigned VREF_MINUS :1;
[; ;pic18f46j13.h: 7054: unsigned VREF_PLUS :1;
[; ;pic18f46j13.h: 7055: unsigned :1;
[; ;pic18f46j13.h: 7056: unsigned nSS1 :1;
[; ;pic18f46j13.h: 7057: unsigned CLKO :1;
[; ;pic18f46j13.h: 7058: unsigned CLKI :1;
[; ;pic18f46j13.h: 7059: };
[; ;pic18f46j13.h: 7060: struct {
[; ;pic18f46j13.h: 7061: unsigned PMA6 :1;
[; ;pic18f46j13.h: 7062: unsigned PMA7 :1;
[; ;pic18f46j13.h: 7063: unsigned CVREF :1;
[; ;pic18f46j13.h: 7064: unsigned C1INB :1;
[; ;pic18f46j13.h: 7065: unsigned :1;
[; ;pic18f46j13.h: 7066: unsigned HLVDIN :1;
[; ;pic18f46j13.h: 7067: };
[; ;pic18f46j13.h: 7068: struct {
[; ;pic18f46j13.h: 7069: unsigned RP0 :1;
[; ;pic18f46j13.h: 7070: unsigned RP1 :1;
[; ;pic18f46j13.h: 7071: unsigned C2INB :1;
[; ;pic18f46j13.h: 7072: unsigned :2;
[; ;pic18f46j13.h: 7073: unsigned C1INC :1;
[; ;pic18f46j13.h: 7074: };
[; ;pic18f46j13.h: 7075: struct {
[; ;pic18f46j13.h: 7076: unsigned ULPWU :1;
[; ;pic18f46j13.h: 7077: unsigned VBG :1;
[; ;pic18f46j13.h: 7078: unsigned C1IND :1;
[; ;pic18f46j13.h: 7079: unsigned :2;
[; ;pic18f46j13.h: 7080: unsigned RP2 :1;
[; ;pic18f46j13.h: 7081: };
[; ;pic18f46j13.h: 7082: struct {
[; ;pic18f46j13.h: 7083: unsigned :2;
[; ;pic18f46j13.h: 7084: unsigned C3INB :1;
[; ;pic18f46j13.h: 7085: };
[; ;pic18f46j13.h: 7086: struct {
[; ;pic18f46j13.h: 7087: unsigned :5;
[; ;pic18f46j13.h: 7088: unsigned LVDIN :1;
[; ;pic18f46j13.h: 7089: };
[; ;pic18f46j13.h: 7090: struct {
[; ;pic18f46j13.h: 7091: unsigned :7;
[; ;pic18f46j13.h: 7092: unsigned RJPU :1;
[; ;pic18f46j13.h: 7093: };
[; ;pic18f46j13.h: 7094: struct {
[; ;pic18f46j13.h: 7095: unsigned ULPWUIN :1;
[; ;pic18f46j13.h: 7096: };
[; ;pic18f46j13.h: 7097: } PORTAbits_t;
[; ;pic18f46j13.h: 7098: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f46j13.h: 7297: extern volatile unsigned char PORTB @ 0xF81;
"7299
[; ;pic18f46j13.h: 7299: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f46j13.h: 7302: typedef union {
[; ;pic18f46j13.h: 7303: struct {
[; ;pic18f46j13.h: 7304: unsigned RB0 :1;
[; ;pic18f46j13.h: 7305: unsigned RB1 :1;
[; ;pic18f46j13.h: 7306: unsigned RB2 :1;
[; ;pic18f46j13.h: 7307: unsigned RB3 :1;
[; ;pic18f46j13.h: 7308: unsigned RB4 :1;
[; ;pic18f46j13.h: 7309: unsigned RB5 :1;
[; ;pic18f46j13.h: 7310: unsigned RB6 :1;
[; ;pic18f46j13.h: 7311: unsigned RB7 :1;
[; ;pic18f46j13.h: 7312: };
[; ;pic18f46j13.h: 7313: struct {
[; ;pic18f46j13.h: 7314: unsigned AN12 :1;
[; ;pic18f46j13.h: 7315: unsigned AN10 :1;
[; ;pic18f46j13.h: 7316: unsigned AN8 :1;
[; ;pic18f46j13.h: 7317: unsigned AN9 :1;
[; ;pic18f46j13.h: 7318: unsigned PMA1 :1;
[; ;pic18f46j13.h: 7319: unsigned PMA0 :1;
[; ;pic18f46j13.h: 7320: unsigned KBI2 :1;
[; ;pic18f46j13.h: 7321: unsigned KBI3 :1;
[; ;pic18f46j13.h: 7322: };
[; ;pic18f46j13.h: 7323: struct {
[; ;pic18f46j13.h: 7324: unsigned INT0 :1;
[; ;pic18f46j13.h: 7325: unsigned PMPBE :1;
[; ;pic18f46j13.h: 7326: unsigned CTED1 :1;
[; ;pic18f46j13.h: 7327: unsigned CTED2 :1;
[; ;pic18f46j13.h: 7328: unsigned KBI0 :1;
[; ;pic18f46j13.h: 7329: unsigned KBI1 :1;
[; ;pic18f46j13.h: 7330: unsigned PGC :1;
[; ;pic18f46j13.h: 7331: unsigned PGD :1;
[; ;pic18f46j13.h: 7332: };
[; ;pic18f46j13.h: 7333: struct {
[; ;pic18f46j13.h: 7334: unsigned RP3 :1;
[; ;pic18f46j13.h: 7335: unsigned RTCC :1;
[; ;pic18f46j13.h: 7336: unsigned PMA3 :1;
[; ;pic18f46j13.h: 7337: unsigned PMA2 :1;
[; ;pic18f46j13.h: 7338: unsigned :2;
[; ;pic18f46j13.h: 7339: unsigned RP9 :1;
[; ;pic18f46j13.h: 7340: unsigned RP10 :1;
[; ;pic18f46j13.h: 7341: };
[; ;pic18f46j13.h: 7342: struct {
[; ;pic18f46j13.h: 7343: unsigned :1;
[; ;pic18f46j13.h: 7344: unsigned PMBE :1;
[; ;pic18f46j13.h: 7345: unsigned REFO :1;
[; ;pic18f46j13.h: 7346: };
[; ;pic18f46j13.h: 7347: struct {
[; ;pic18f46j13.h: 7348: unsigned :1;
[; ;pic18f46j13.h: 7349: unsigned RP4 :1;
[; ;pic18f46j13.h: 7350: unsigned RP5 :1;
[; ;pic18f46j13.h: 7351: unsigned RP6 :1;
[; ;pic18f46j13.h: 7352: unsigned RP7 :1;
[; ;pic18f46j13.h: 7353: unsigned RP8 :1;
[; ;pic18f46j13.h: 7354: };
[; ;pic18f46j13.h: 7355: struct {
[; ;pic18f46j13.h: 7356: unsigned C3IND :1;
[; ;pic18f46j13.h: 7357: unsigned C3INC :1;
[; ;pic18f46j13.h: 7358: unsigned C2INC :1;
[; ;pic18f46j13.h: 7359: unsigned C3INA :1;
[; ;pic18f46j13.h: 7360: };
[; ;pic18f46j13.h: 7361: struct {
[; ;pic18f46j13.h: 7362: unsigned :4;
[; ;pic18f46j13.h: 7363: unsigned CCP4 :1;
[; ;pic18f46j13.h: 7364: unsigned CCP5 :1;
[; ;pic18f46j13.h: 7365: unsigned CCP6 :1;
[; ;pic18f46j13.h: 7366: unsigned CCP7 :1;
[; ;pic18f46j13.h: 7367: };
[; ;pic18f46j13.h: 7368: struct {
[; ;pic18f46j13.h: 7369: unsigned :3;
[; ;pic18f46j13.h: 7370: unsigned CCP2_PA2 :1;
[; ;pic18f46j13.h: 7371: };
[; ;pic18f46j13.h: 7372: } PORTBbits_t;
[; ;pic18f46j13.h: 7373: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f46j13.h: 7607: extern volatile unsigned char PORTC @ 0xF82;
"7609
[; ;pic18f46j13.h: 7609: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f46j13.h: 7612: typedef union {
[; ;pic18f46j13.h: 7613: struct {
[; ;pic18f46j13.h: 7614: unsigned RC0 :1;
[; ;pic18f46j13.h: 7615: unsigned RC1 :1;
[; ;pic18f46j13.h: 7616: unsigned RC2 :1;
[; ;pic18f46j13.h: 7617: unsigned RC3 :1;
[; ;pic18f46j13.h: 7618: unsigned RC4 :1;
[; ;pic18f46j13.h: 7619: unsigned RC5 :1;
[; ;pic18f46j13.h: 7620: unsigned RC6 :1;
[; ;pic18f46j13.h: 7621: unsigned RC7 :1;
[; ;pic18f46j13.h: 7622: };
[; ;pic18f46j13.h: 7623: struct {
[; ;pic18f46j13.h: 7624: unsigned T1OSO :1;
[; ;pic18f46j13.h: 7625: unsigned T1OSI :1;
[; ;pic18f46j13.h: 7626: unsigned AN11 :1;
[; ;pic18f46j13.h: 7627: unsigned :3;
[; ;pic18f46j13.h: 7628: unsigned PMA5 :1;
[; ;pic18f46j13.h: 7629: unsigned PMA4 :1;
[; ;pic18f46j13.h: 7630: };
[; ;pic18f46j13.h: 7631: struct {
[; ;pic18f46j13.h: 7632: unsigned T1CKI :1;
[; ;pic18f46j13.h: 7633: unsigned :1;
[; ;pic18f46j13.h: 7634: unsigned CTPLS :1;
[; ;pic18f46j13.h: 7635: unsigned :3;
[; ;pic18f46j13.h: 7636: unsigned TX1 :1;
[; ;pic18f46j13.h: 7637: unsigned RX1 :1;
[; ;pic18f46j13.h: 7638: };
[; ;pic18f46j13.h: 7639: struct {
[; ;pic18f46j13.h: 7640: unsigned RP11 :1;
[; ;pic18f46j13.h: 7641: unsigned RP12 :1;
[; ;pic18f46j13.h: 7642: unsigned RP13 :1;
[; ;pic18f46j13.h: 7643: unsigned SCL1 :1;
[; ;pic18f46j13.h: 7644: unsigned SDA1 :1;
[; ;pic18f46j13.h: 7645: unsigned :1;
[; ;pic18f46j13.h: 7646: unsigned CK1 :1;
[; ;pic18f46j13.h: 7647: unsigned DT1 :1;
[; ;pic18f46j13.h: 7648: };
[; ;pic18f46j13.h: 7649: struct {
[; ;pic18f46j13.h: 7650: unsigned :2;
[; ;pic18f46j13.h: 7651: unsigned C2IND :1;
[; ;pic18f46j13.h: 7652: };
[; ;pic18f46j13.h: 7653: struct {
[; ;pic18f46j13.h: 7654: unsigned :3;
[; ;pic18f46j13.h: 7655: unsigned RP14 :1;
[; ;pic18f46j13.h: 7656: unsigned RP15 :1;
[; ;pic18f46j13.h: 7657: unsigned RP16 :1;
[; ;pic18f46j13.h: 7658: unsigned RP17 :1;
[; ;pic18f46j13.h: 7659: unsigned RP18 :1;
[; ;pic18f46j13.h: 7660: };
[; ;pic18f46j13.h: 7661: struct {
[; ;pic18f46j13.h: 7662: unsigned :1;
[; ;pic18f46j13.h: 7663: unsigned CCP8 :1;
[; ;pic18f46j13.h: 7664: unsigned :1;
[; ;pic18f46j13.h: 7665: unsigned SCK1 :1;
[; ;pic18f46j13.h: 7666: unsigned SDI1 :1;
[; ;pic18f46j13.h: 7667: unsigned SDO1 :1;
[; ;pic18f46j13.h: 7668: unsigned CCP9 :1;
[; ;pic18f46j13.h: 7669: unsigned CCP10 :1;
[; ;pic18f46j13.h: 7670: };
[; ;pic18f46j13.h: 7671: struct {
[; ;pic18f46j13.h: 7672: unsigned :1;
[; ;pic18f46j13.h: 7673: unsigned CCP2 :1;
[; ;pic18f46j13.h: 7674: };
[; ;pic18f46j13.h: 7675: struct {
[; ;pic18f46j13.h: 7676: unsigned :2;
[; ;pic18f46j13.h: 7677: unsigned PA1 :1;
[; ;pic18f46j13.h: 7678: };
[; ;pic18f46j13.h: 7679: struct {
[; ;pic18f46j13.h: 7680: unsigned :1;
[; ;pic18f46j13.h: 7681: unsigned PA2 :1;
[; ;pic18f46j13.h: 7682: };
[; ;pic18f46j13.h: 7683: } PORTCbits_t;
[; ;pic18f46j13.h: 7684: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f46j13.h: 7883: extern volatile unsigned char PORTD @ 0xF83;
"7885
[; ;pic18f46j13.h: 7885: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f46j13.h: 7888: typedef union {
[; ;pic18f46j13.h: 7889: struct {
[; ;pic18f46j13.h: 7890: unsigned RD0 :1;
[; ;pic18f46j13.h: 7891: unsigned RD1 :1;
[; ;pic18f46j13.h: 7892: unsigned RD2 :1;
[; ;pic18f46j13.h: 7893: unsigned RD3 :1;
[; ;pic18f46j13.h: 7894: unsigned RD4 :1;
[; ;pic18f46j13.h: 7895: unsigned RD5 :1;
[; ;pic18f46j13.h: 7896: unsigned RD6 :1;
[; ;pic18f46j13.h: 7897: unsigned RD7 :1;
[; ;pic18f46j13.h: 7898: };
[; ;pic18f46j13.h: 7899: struct {
[; ;pic18f46j13.h: 7900: unsigned PMD0 :1;
[; ;pic18f46j13.h: 7901: unsigned PMD1 :1;
[; ;pic18f46j13.h: 7902: unsigned PMD2 :1;
[; ;pic18f46j13.h: 7903: unsigned PMD3 :1;
[; ;pic18f46j13.h: 7904: unsigned PMD4 :1;
[; ;pic18f46j13.h: 7905: unsigned PMD5 :1;
[; ;pic18f46j13.h: 7906: unsigned PMD6 :1;
[; ;pic18f46j13.h: 7907: unsigned PMD7 :1;
[; ;pic18f46j13.h: 7908: };
[; ;pic18f46j13.h: 7909: struct {
[; ;pic18f46j13.h: 7910: unsigned SCL2 :1;
[; ;pic18f46j13.h: 7911: unsigned SDA2 :1;
[; ;pic18f46j13.h: 7912: unsigned RP19 :1;
[; ;pic18f46j13.h: 7913: unsigned RP20 :1;
[; ;pic18f46j13.h: 7914: unsigned RP21 :1;
[; ;pic18f46j13.h: 7915: unsigned RP22 :1;
[; ;pic18f46j13.h: 7916: unsigned RP23 :1;
[; ;pic18f46j13.h: 7917: unsigned RP24 :1;
[; ;pic18f46j13.h: 7918: };
[; ;pic18f46j13.h: 7919: struct {
[; ;pic18f46j13.h: 7920: unsigned :7;
[; ;pic18f46j13.h: 7921: unsigned SS2 :1;
[; ;pic18f46j13.h: 7922: };
[; ;pic18f46j13.h: 7923: } PORTDbits_t;
[; ;pic18f46j13.h: 7924: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f46j13.h: 8053: extern volatile unsigned char PORTE @ 0xF84;
"8055
[; ;pic18f46j13.h: 8055: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f46j13.h: 8058: typedef union {
[; ;pic18f46j13.h: 8059: struct {
[; ;pic18f46j13.h: 8060: unsigned RE0 :1;
[; ;pic18f46j13.h: 8061: unsigned RE1 :1;
[; ;pic18f46j13.h: 8062: unsigned RE2 :1;
[; ;pic18f46j13.h: 8063: };
[; ;pic18f46j13.h: 8064: struct {
[; ;pic18f46j13.h: 8065: unsigned AN5 :1;
[; ;pic18f46j13.h: 8066: unsigned AN6 :1;
[; ;pic18f46j13.h: 8067: unsigned AN7 :1;
[; ;pic18f46j13.h: 8068: };
[; ;pic18f46j13.h: 8069: struct {
[; ;pic18f46j13.h: 8070: unsigned PMPRD :1;
[; ;pic18f46j13.h: 8071: unsigned PMPWR :1;
[; ;pic18f46j13.h: 8072: unsigned PMPCS :1;
[; ;pic18f46j13.h: 8073: };
[; ;pic18f46j13.h: 8074: struct {
[; ;pic18f46j13.h: 8075: unsigned PMRD :1;
[; ;pic18f46j13.h: 8076: unsigned PMWR :1;
[; ;pic18f46j13.h: 8077: unsigned PMCS :1;
[; ;pic18f46j13.h: 8078: };
[; ;pic18f46j13.h: 8079: struct {
[; ;pic18f46j13.h: 8080: unsigned :2;
[; ;pic18f46j13.h: 8081: unsigned CCP10 :1;
[; ;pic18f46j13.h: 8082: };
[; ;pic18f46j13.h: 8083: struct {
[; ;pic18f46j13.h: 8084: unsigned :2;
[; ;pic18f46j13.h: 8085: unsigned CS :1;
[; ;pic18f46j13.h: 8086: };
[; ;pic18f46j13.h: 8087: struct {
[; ;pic18f46j13.h: 8088: unsigned :2;
[; ;pic18f46j13.h: 8089: unsigned PB2 :1;
[; ;pic18f46j13.h: 8090: };
[; ;pic18f46j13.h: 8091: struct {
[; ;pic18f46j13.h: 8092: unsigned :1;
[; ;pic18f46j13.h: 8093: unsigned PC2 :1;
[; ;pic18f46j13.h: 8094: };
[; ;pic18f46j13.h: 8095: struct {
[; ;pic18f46j13.h: 8096: unsigned PD2 :1;
[; ;pic18f46j13.h: 8097: };
[; ;pic18f46j13.h: 8098: struct {
[; ;pic18f46j13.h: 8099: unsigned RDE :1;
[; ;pic18f46j13.h: 8100: };
[; ;pic18f46j13.h: 8101: struct {
[; ;pic18f46j13.h: 8102: unsigned :1;
[; ;pic18f46j13.h: 8103: unsigned WRE :1;
[; ;pic18f46j13.h: 8104: };
[; ;pic18f46j13.h: 8105: } PORTEbits_t;
[; ;pic18f46j13.h: 8106: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f46j13.h: 8205: extern volatile unsigned char HLVDCON @ 0xF85;
"8207
[; ;pic18f46j13.h: 8207: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f46j13.h: 8210: typedef union {
[; ;pic18f46j13.h: 8211: struct {
[; ;pic18f46j13.h: 8212: unsigned HLVDL :4;
[; ;pic18f46j13.h: 8213: unsigned HLVDEN :1;
[; ;pic18f46j13.h: 8214: unsigned IRVST :1;
[; ;pic18f46j13.h: 8215: unsigned BGVST :1;
[; ;pic18f46j13.h: 8216: unsigned VDIRMAG :1;
[; ;pic18f46j13.h: 8217: };
[; ;pic18f46j13.h: 8218: struct {
[; ;pic18f46j13.h: 8219: unsigned HLVDL0 :1;
[; ;pic18f46j13.h: 8220: unsigned HLVDL1 :1;
[; ;pic18f46j13.h: 8221: unsigned HLVDL2 :1;
[; ;pic18f46j13.h: 8222: unsigned HLVDL3 :1;
[; ;pic18f46j13.h: 8223: };
[; ;pic18f46j13.h: 8224: } HLVDCONbits_t;
[; ;pic18f46j13.h: 8225: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f46j13.h: 8274: extern volatile unsigned char DMACON2 @ 0xF86;
"8276
[; ;pic18f46j13.h: 8276: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f46j13.h: 8279: typedef union {
[; ;pic18f46j13.h: 8280: struct {
[; ;pic18f46j13.h: 8281: unsigned INTLVL :4;
[; ;pic18f46j13.h: 8282: unsigned DLYCYC :4;
[; ;pic18f46j13.h: 8283: };
[; ;pic18f46j13.h: 8284: struct {
[; ;pic18f46j13.h: 8285: unsigned INTLVL0 :1;
[; ;pic18f46j13.h: 8286: unsigned INTLVL1 :1;
[; ;pic18f46j13.h: 8287: unsigned INTLVL2 :1;
[; ;pic18f46j13.h: 8288: unsigned INTLVL3 :1;
[; ;pic18f46j13.h: 8289: unsigned DLYCYC0 :1;
[; ;pic18f46j13.h: 8290: unsigned DLYCYC1 :1;
[; ;pic18f46j13.h: 8291: unsigned DLYCYC2 :1;
[; ;pic18f46j13.h: 8292: unsigned DLYCYC3 :1;
[; ;pic18f46j13.h: 8293: };
[; ;pic18f46j13.h: 8294: } DMACON2bits_t;
[; ;pic18f46j13.h: 8295: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f46j13.h: 8349: extern volatile unsigned char OSCCON2 @ 0xF87;
"8351
[; ;pic18f46j13.h: 8351: asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
[; ;pic18f46j13.h: 8354: typedef union {
[; ;pic18f46j13.h: 8355: struct {
[; ;pic18f46j13.h: 8356: unsigned :2;
[; ;pic18f46j13.h: 8357: unsigned PRISD :1;
[; ;pic18f46j13.h: 8358: unsigned SOSCGO :1;
[; ;pic18f46j13.h: 8359: unsigned SOSCDRV :1;
[; ;pic18f46j13.h: 8360: unsigned :1;
[; ;pic18f46j13.h: 8361: unsigned SOSCRUN :1;
[; ;pic18f46j13.h: 8362: };
[; ;pic18f46j13.h: 8363: } OSCCON2bits_t;
[; ;pic18f46j13.h: 8364: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF87;
[; ;pic18f46j13.h: 8388: extern volatile unsigned char DMACON1 @ 0xF88;
"8390
[; ;pic18f46j13.h: 8390: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f46j13.h: 8393: typedef union {
[; ;pic18f46j13.h: 8394: struct {
[; ;pic18f46j13.h: 8395: unsigned DMAEN :1;
[; ;pic18f46j13.h: 8396: unsigned DLYINTEN :1;
[; ;pic18f46j13.h: 8397: unsigned DUPLEX0 :1;
[; ;pic18f46j13.h: 8398: unsigned DUPLEX1 :1;
[; ;pic18f46j13.h: 8399: unsigned RXINC :1;
[; ;pic18f46j13.h: 8400: unsigned TXINC :1;
[; ;pic18f46j13.h: 8401: unsigned SSCON0 :1;
[; ;pic18f46j13.h: 8402: unsigned SSCON1 :1;
[; ;pic18f46j13.h: 8403: };
[; ;pic18f46j13.h: 8404: } DMACON1bits_t;
[; ;pic18f46j13.h: 8405: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f46j13.h: 8449: extern volatile unsigned char LATA @ 0xF89;
"8451
[; ;pic18f46j13.h: 8451: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f46j13.h: 8454: typedef union {
[; ;pic18f46j13.h: 8455: struct {
[; ;pic18f46j13.h: 8456: unsigned LATA0 :1;
[; ;pic18f46j13.h: 8457: unsigned LATA1 :1;
[; ;pic18f46j13.h: 8458: unsigned LATA2 :1;
[; ;pic18f46j13.h: 8459: unsigned LATA3 :1;
[; ;pic18f46j13.h: 8460: unsigned :1;
[; ;pic18f46j13.h: 8461: unsigned LATA5 :1;
[; ;pic18f46j13.h: 8462: unsigned LATA6 :1;
[; ;pic18f46j13.h: 8463: unsigned LATA7 :1;
[; ;pic18f46j13.h: 8464: };
[; ;pic18f46j13.h: 8465: struct {
[; ;pic18f46j13.h: 8466: unsigned LA0 :1;
[; ;pic18f46j13.h: 8467: };
[; ;pic18f46j13.h: 8468: struct {
[; ;pic18f46j13.h: 8469: unsigned :1;
[; ;pic18f46j13.h: 8470: unsigned LA1 :1;
[; ;pic18f46j13.h: 8471: };
[; ;pic18f46j13.h: 8472: struct {
[; ;pic18f46j13.h: 8473: unsigned :2;
[; ;pic18f46j13.h: 8474: unsigned LA2 :1;
[; ;pic18f46j13.h: 8475: };
[; ;pic18f46j13.h: 8476: struct {
[; ;pic18f46j13.h: 8477: unsigned :3;
[; ;pic18f46j13.h: 8478: unsigned LA3 :1;
[; ;pic18f46j13.h: 8479: };
[; ;pic18f46j13.h: 8480: struct {
[; ;pic18f46j13.h: 8481: unsigned :5;
[; ;pic18f46j13.h: 8482: unsigned LA5 :1;
[; ;pic18f46j13.h: 8483: };
[; ;pic18f46j13.h: 8484: struct {
[; ;pic18f46j13.h: 8485: unsigned :6;
[; ;pic18f46j13.h: 8486: unsigned LA6 :1;
[; ;pic18f46j13.h: 8487: };
[; ;pic18f46j13.h: 8488: struct {
[; ;pic18f46j13.h: 8489: unsigned :7;
[; ;pic18f46j13.h: 8490: unsigned LA7 :1;
[; ;pic18f46j13.h: 8491: };
[; ;pic18f46j13.h: 8492: } LATAbits_t;
[; ;pic18f46j13.h: 8493: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f46j13.h: 8567: extern volatile unsigned char LATB @ 0xF8A;
"8569
[; ;pic18f46j13.h: 8569: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f46j13.h: 8572: typedef union {
[; ;pic18f46j13.h: 8573: struct {
[; ;pic18f46j13.h: 8574: unsigned LATB0 :1;
[; ;pic18f46j13.h: 8575: unsigned LATB1 :1;
[; ;pic18f46j13.h: 8576: unsigned LATB2 :1;
[; ;pic18f46j13.h: 8577: unsigned LATB3 :1;
[; ;pic18f46j13.h: 8578: unsigned LATB4 :1;
[; ;pic18f46j13.h: 8579: unsigned LATB5 :1;
[; ;pic18f46j13.h: 8580: unsigned LATB6 :1;
[; ;pic18f46j13.h: 8581: unsigned LATB7 :1;
[; ;pic18f46j13.h: 8582: };
[; ;pic18f46j13.h: 8583: struct {
[; ;pic18f46j13.h: 8584: unsigned LB0 :1;
[; ;pic18f46j13.h: 8585: };
[; ;pic18f46j13.h: 8586: struct {
[; ;pic18f46j13.h: 8587: unsigned :1;
[; ;pic18f46j13.h: 8588: unsigned LB1 :1;
[; ;pic18f46j13.h: 8589: };
[; ;pic18f46j13.h: 8590: struct {
[; ;pic18f46j13.h: 8591: unsigned :2;
[; ;pic18f46j13.h: 8592: unsigned LB2 :1;
[; ;pic18f46j13.h: 8593: };
[; ;pic18f46j13.h: 8594: struct {
[; ;pic18f46j13.h: 8595: unsigned :3;
[; ;pic18f46j13.h: 8596: unsigned LB3 :1;
[; ;pic18f46j13.h: 8597: };
[; ;pic18f46j13.h: 8598: struct {
[; ;pic18f46j13.h: 8599: unsigned :4;
[; ;pic18f46j13.h: 8600: unsigned LB4 :1;
[; ;pic18f46j13.h: 8601: };
[; ;pic18f46j13.h: 8602: struct {
[; ;pic18f46j13.h: 8603: unsigned :5;
[; ;pic18f46j13.h: 8604: unsigned LB5 :1;
[; ;pic18f46j13.h: 8605: };
[; ;pic18f46j13.h: 8606: struct {
[; ;pic18f46j13.h: 8607: unsigned :6;
[; ;pic18f46j13.h: 8608: unsigned LB6 :1;
[; ;pic18f46j13.h: 8609: };
[; ;pic18f46j13.h: 8610: struct {
[; ;pic18f46j13.h: 8611: unsigned :7;
[; ;pic18f46j13.h: 8612: unsigned LB7 :1;
[; ;pic18f46j13.h: 8613: };
[; ;pic18f46j13.h: 8614: } LATBbits_t;
[; ;pic18f46j13.h: 8615: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f46j13.h: 8699: extern volatile unsigned char LATC @ 0xF8B;
"8701
[; ;pic18f46j13.h: 8701: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f46j13.h: 8704: typedef union {
[; ;pic18f46j13.h: 8705: struct {
[; ;pic18f46j13.h: 8706: unsigned LATC0 :1;
[; ;pic18f46j13.h: 8707: unsigned LATC1 :1;
[; ;pic18f46j13.h: 8708: unsigned LATC2 :1;
[; ;pic18f46j13.h: 8709: unsigned LATC3 :1;
[; ;pic18f46j13.h: 8710: unsigned LATC4 :1;
[; ;pic18f46j13.h: 8711: unsigned LATC5 :1;
[; ;pic18f46j13.h: 8712: unsigned LATC6 :1;
[; ;pic18f46j13.h: 8713: unsigned LATC7 :1;
[; ;pic18f46j13.h: 8714: };
[; ;pic18f46j13.h: 8715: struct {
[; ;pic18f46j13.h: 8716: unsigned LC0 :1;
[; ;pic18f46j13.h: 8717: };
[; ;pic18f46j13.h: 8718: struct {
[; ;pic18f46j13.h: 8719: unsigned :1;
[; ;pic18f46j13.h: 8720: unsigned LC1 :1;
[; ;pic18f46j13.h: 8721: };
[; ;pic18f46j13.h: 8722: struct {
[; ;pic18f46j13.h: 8723: unsigned :2;
[; ;pic18f46j13.h: 8724: unsigned LC2 :1;
[; ;pic18f46j13.h: 8725: };
[; ;pic18f46j13.h: 8726: struct {
[; ;pic18f46j13.h: 8727: unsigned :3;
[; ;pic18f46j13.h: 8728: unsigned LC3 :1;
[; ;pic18f46j13.h: 8729: };
[; ;pic18f46j13.h: 8730: struct {
[; ;pic18f46j13.h: 8731: unsigned :4;
[; ;pic18f46j13.h: 8732: unsigned LC4 :1;
[; ;pic18f46j13.h: 8733: };
[; ;pic18f46j13.h: 8734: struct {
[; ;pic18f46j13.h: 8735: unsigned :5;
[; ;pic18f46j13.h: 8736: unsigned LC5 :1;
[; ;pic18f46j13.h: 8737: };
[; ;pic18f46j13.h: 8738: struct {
[; ;pic18f46j13.h: 8739: unsigned :6;
[; ;pic18f46j13.h: 8740: unsigned LC6 :1;
[; ;pic18f46j13.h: 8741: };
[; ;pic18f46j13.h: 8742: struct {
[; ;pic18f46j13.h: 8743: unsigned :7;
[; ;pic18f46j13.h: 8744: unsigned LC7 :1;
[; ;pic18f46j13.h: 8745: };
[; ;pic18f46j13.h: 8746: } LATCbits_t;
[; ;pic18f46j13.h: 8747: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f46j13.h: 8831: extern volatile unsigned char LATD @ 0xF8C;
"8833
[; ;pic18f46j13.h: 8833: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f46j13.h: 8836: typedef union {
[; ;pic18f46j13.h: 8837: struct {
[; ;pic18f46j13.h: 8838: unsigned LATD0 :1;
[; ;pic18f46j13.h: 8839: unsigned LATD1 :1;
[; ;pic18f46j13.h: 8840: unsigned LATD2 :1;
[; ;pic18f46j13.h: 8841: unsigned LATD3 :1;
[; ;pic18f46j13.h: 8842: unsigned LATD4 :1;
[; ;pic18f46j13.h: 8843: unsigned LATD5 :1;
[; ;pic18f46j13.h: 8844: unsigned LATD6 :1;
[; ;pic18f46j13.h: 8845: unsigned LATD7 :1;
[; ;pic18f46j13.h: 8846: };
[; ;pic18f46j13.h: 8847: struct {
[; ;pic18f46j13.h: 8848: unsigned LD0 :1;
[; ;pic18f46j13.h: 8849: };
[; ;pic18f46j13.h: 8850: struct {
[; ;pic18f46j13.h: 8851: unsigned :1;
[; ;pic18f46j13.h: 8852: unsigned LD1 :1;
[; ;pic18f46j13.h: 8853: };
[; ;pic18f46j13.h: 8854: struct {
[; ;pic18f46j13.h: 8855: unsigned :2;
[; ;pic18f46j13.h: 8856: unsigned LD2 :1;
[; ;pic18f46j13.h: 8857: };
[; ;pic18f46j13.h: 8858: struct {
[; ;pic18f46j13.h: 8859: unsigned :3;
[; ;pic18f46j13.h: 8860: unsigned LD3 :1;
[; ;pic18f46j13.h: 8861: };
[; ;pic18f46j13.h: 8862: struct {
[; ;pic18f46j13.h: 8863: unsigned :4;
[; ;pic18f46j13.h: 8864: unsigned LD4 :1;
[; ;pic18f46j13.h: 8865: };
[; ;pic18f46j13.h: 8866: struct {
[; ;pic18f46j13.h: 8867: unsigned :5;
[; ;pic18f46j13.h: 8868: unsigned LD5 :1;
[; ;pic18f46j13.h: 8869: };
[; ;pic18f46j13.h: 8870: struct {
[; ;pic18f46j13.h: 8871: unsigned :6;
[; ;pic18f46j13.h: 8872: unsigned LD6 :1;
[; ;pic18f46j13.h: 8873: };
[; ;pic18f46j13.h: 8874: struct {
[; ;pic18f46j13.h: 8875: unsigned :7;
[; ;pic18f46j13.h: 8876: unsigned LD7 :1;
[; ;pic18f46j13.h: 8877: };
[; ;pic18f46j13.h: 8878: } LATDbits_t;
[; ;pic18f46j13.h: 8879: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f46j13.h: 8963: extern volatile unsigned char LATE @ 0xF8D;
"8965
[; ;pic18f46j13.h: 8965: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f46j13.h: 8968: typedef union {
[; ;pic18f46j13.h: 8969: struct {
[; ;pic18f46j13.h: 8970: unsigned LATE0 :1;
[; ;pic18f46j13.h: 8971: unsigned LATE1 :1;
[; ;pic18f46j13.h: 8972: unsigned LATE2 :1;
[; ;pic18f46j13.h: 8973: };
[; ;pic18f46j13.h: 8974: struct {
[; ;pic18f46j13.h: 8975: unsigned LE0 :1;
[; ;pic18f46j13.h: 8976: };
[; ;pic18f46j13.h: 8977: struct {
[; ;pic18f46j13.h: 8978: unsigned :1;
[; ;pic18f46j13.h: 8979: unsigned LE1 :1;
[; ;pic18f46j13.h: 8980: };
[; ;pic18f46j13.h: 8981: struct {
[; ;pic18f46j13.h: 8982: unsigned :2;
[; ;pic18f46j13.h: 8983: unsigned LE2 :1;
[; ;pic18f46j13.h: 8984: };
[; ;pic18f46j13.h: 8985: } LATEbits_t;
[; ;pic18f46j13.h: 8986: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f46j13.h: 9020: extern volatile unsigned char PIE4 @ 0xF8E;
"9022
[; ;pic18f46j13.h: 9022: asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
[; ;pic18f46j13.h: 9025: typedef union {
[; ;pic18f46j13.h: 9026: struct {
[; ;pic18f46j13.h: 9027: unsigned CCP3IE :1;
[; ;pic18f46j13.h: 9028: unsigned CCP4IE :1;
[; ;pic18f46j13.h: 9029: unsigned CCP5IE :1;
[; ;pic18f46j13.h: 9030: unsigned CCP6IE :1;
[; ;pic18f46j13.h: 9031: unsigned CCP7IE :1;
[; ;pic18f46j13.h: 9032: unsigned CCP8IE :1;
[; ;pic18f46j13.h: 9033: unsigned CCP9IE :1;
[; ;pic18f46j13.h: 9034: unsigned CCP10IE :1;
[; ;pic18f46j13.h: 9035: };
[; ;pic18f46j13.h: 9036: } PIE4bits_t;
[; ;pic18f46j13.h: 9037: extern volatile PIE4bits_t PIE4bits @ 0xF8E;
[; ;pic18f46j13.h: 9081: extern volatile unsigned char PIR4 @ 0xF8F;
"9083
[; ;pic18f46j13.h: 9083: asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
[; ;pic18f46j13.h: 9086: typedef union {
[; ;pic18f46j13.h: 9087: struct {
[; ;pic18f46j13.h: 9088: unsigned CCP3IF :1;
[; ;pic18f46j13.h: 9089: unsigned CCP4IF :1;
[; ;pic18f46j13.h: 9090: unsigned CCP5IF :1;
[; ;pic18f46j13.h: 9091: unsigned CCP6IF :1;
[; ;pic18f46j13.h: 9092: unsigned CCP7IF :1;
[; ;pic18f46j13.h: 9093: unsigned CCP8IF :1;
[; ;pic18f46j13.h: 9094: unsigned CCP9IF :1;
[; ;pic18f46j13.h: 9095: unsigned CCP10IF :1;
[; ;pic18f46j13.h: 9096: };
[; ;pic18f46j13.h: 9097: } PIR4bits_t;
[; ;pic18f46j13.h: 9098: extern volatile PIR4bits_t PIR4bits @ 0xF8F;
[; ;pic18f46j13.h: 9142: extern volatile unsigned char IPR4 @ 0xF90;
"9144
[; ;pic18f46j13.h: 9144: asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
[; ;pic18f46j13.h: 9147: typedef union {
[; ;pic18f46j13.h: 9148: struct {
[; ;pic18f46j13.h: 9149: unsigned CCP3IP :1;
[; ;pic18f46j13.h: 9150: unsigned CCP4IP :1;
[; ;pic18f46j13.h: 9151: unsigned CCP5IP :1;
[; ;pic18f46j13.h: 9152: unsigned CCP6IP :1;
[; ;pic18f46j13.h: 9153: unsigned CCP7IP :1;
[; ;pic18f46j13.h: 9154: unsigned CCP8IP :1;
[; ;pic18f46j13.h: 9155: unsigned CCP9IP :1;
[; ;pic18f46j13.h: 9156: unsigned CCP10IP :1;
[; ;pic18f46j13.h: 9157: };
[; ;pic18f46j13.h: 9158: struct {
[; ;pic18f46j13.h: 9159: unsigned CCIP3IP :1;
[; ;pic18f46j13.h: 9160: };
[; ;pic18f46j13.h: 9161: } IPR4bits_t;
[; ;pic18f46j13.h: 9162: extern volatile IPR4bits_t IPR4bits @ 0xF90;
[; ;pic18f46j13.h: 9211: extern volatile unsigned char PIE5 @ 0xF91;
"9213
[; ;pic18f46j13.h: 9213: asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
[; ;pic18f46j13.h: 9216: typedef union {
[; ;pic18f46j13.h: 9217: struct {
[; ;pic18f46j13.h: 9218: unsigned TMR1GIE :1;
[; ;pic18f46j13.h: 9219: unsigned TMR5GIE :1;
[; ;pic18f46j13.h: 9220: unsigned TMR5IE :1;
[; ;pic18f46j13.h: 9221: unsigned TMR6IE :1;
[; ;pic18f46j13.h: 9222: unsigned TMR8IE :1;
[; ;pic18f46j13.h: 9223: unsigned CM3IE :1;
[; ;pic18f46j13.h: 9224: };
[; ;pic18f46j13.h: 9225: } PIE5bits_t;
[; ;pic18f46j13.h: 9226: extern volatile PIE5bits_t PIE5bits @ 0xF91;
[; ;pic18f46j13.h: 9260: extern volatile unsigned char TRISA @ 0xF92;
"9262
[; ;pic18f46j13.h: 9262: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f46j13.h: 9265: typedef union {
[; ;pic18f46j13.h: 9266: struct {
[; ;pic18f46j13.h: 9267: unsigned TRISA0 :1;
[; ;pic18f46j13.h: 9268: unsigned TRISA1 :1;
[; ;pic18f46j13.h: 9269: unsigned TRISA2 :1;
[; ;pic18f46j13.h: 9270: unsigned TRISA3 :1;
[; ;pic18f46j13.h: 9271: unsigned :1;
[; ;pic18f46j13.h: 9272: unsigned TRISA5 :1;
[; ;pic18f46j13.h: 9273: unsigned TRISA6 :1;
[; ;pic18f46j13.h: 9274: unsigned TRISA7 :1;
[; ;pic18f46j13.h: 9275: };
[; ;pic18f46j13.h: 9276: } TRISAbits_t;
[; ;pic18f46j13.h: 9277: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f46j13.h: 9316: extern volatile unsigned char TRISB @ 0xF93;
"9318
[; ;pic18f46j13.h: 9318: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f46j13.h: 9321: typedef union {
[; ;pic18f46j13.h: 9322: struct {
[; ;pic18f46j13.h: 9323: unsigned TRISB0 :1;
[; ;pic18f46j13.h: 9324: unsigned TRISB1 :1;
[; ;pic18f46j13.h: 9325: unsigned TRISB2 :1;
[; ;pic18f46j13.h: 9326: unsigned TRISB3 :1;
[; ;pic18f46j13.h: 9327: unsigned TRISB4 :1;
[; ;pic18f46j13.h: 9328: unsigned TRISB5 :1;
[; ;pic18f46j13.h: 9329: unsigned TRISB6 :1;
[; ;pic18f46j13.h: 9330: unsigned TRISB7 :1;
[; ;pic18f46j13.h: 9331: };
[; ;pic18f46j13.h: 9332: } TRISBbits_t;
[; ;pic18f46j13.h: 9333: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f46j13.h: 9377: extern volatile unsigned char TRISC @ 0xF94;
"9379
[; ;pic18f46j13.h: 9379: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f46j13.h: 9382: typedef union {
[; ;pic18f46j13.h: 9383: struct {
[; ;pic18f46j13.h: 9384: unsigned TRISC0 :1;
[; ;pic18f46j13.h: 9385: unsigned TRISC1 :1;
[; ;pic18f46j13.h: 9386: unsigned TRISC2 :1;
[; ;pic18f46j13.h: 9387: unsigned TRISC3 :1;
[; ;pic18f46j13.h: 9388: unsigned TRISC4 :1;
[; ;pic18f46j13.h: 9389: unsigned TRISC5 :1;
[; ;pic18f46j13.h: 9390: unsigned TRISC6 :1;
[; ;pic18f46j13.h: 9391: unsigned TRISC7 :1;
[; ;pic18f46j13.h: 9392: };
[; ;pic18f46j13.h: 9393: } TRISCbits_t;
[; ;pic18f46j13.h: 9394: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f46j13.h: 9438: extern volatile unsigned char TRISD @ 0xF95;
"9440
[; ;pic18f46j13.h: 9440: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f46j13.h: 9443: typedef union {
[; ;pic18f46j13.h: 9444: struct {
[; ;pic18f46j13.h: 9445: unsigned TRISD0 :1;
[; ;pic18f46j13.h: 9446: unsigned TRISD1 :1;
[; ;pic18f46j13.h: 9447: unsigned TRISD2 :1;
[; ;pic18f46j13.h: 9448: unsigned TRISD3 :1;
[; ;pic18f46j13.h: 9449: unsigned TRISD4 :1;
[; ;pic18f46j13.h: 9450: unsigned TRISD5 :1;
[; ;pic18f46j13.h: 9451: unsigned TRISD6 :1;
[; ;pic18f46j13.h: 9452: unsigned TRISD7 :1;
[; ;pic18f46j13.h: 9453: };
[; ;pic18f46j13.h: 9454: } TRISDbits_t;
[; ;pic18f46j13.h: 9455: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f46j13.h: 9499: extern volatile unsigned char TRISE @ 0xF96;
"9501
[; ;pic18f46j13.h: 9501: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f46j13.h: 9504: typedef union {
[; ;pic18f46j13.h: 9505: struct {
[; ;pic18f46j13.h: 9506: unsigned TRISE0 :1;
[; ;pic18f46j13.h: 9507: unsigned TRISE1 :1;
[; ;pic18f46j13.h: 9508: unsigned TRISE2 :1;
[; ;pic18f46j13.h: 9509: unsigned :3;
[; ;pic18f46j13.h: 9510: unsigned REPU :1;
[; ;pic18f46j13.h: 9511: unsigned RDPU :1;
[; ;pic18f46j13.h: 9512: };
[; ;pic18f46j13.h: 9513: } TRISEbits_t;
[; ;pic18f46j13.h: 9514: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f46j13.h: 9543: extern volatile unsigned char T3GCON @ 0xF97;
"9545
[; ;pic18f46j13.h: 9545: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f46j13.h: 9548: typedef union {
[; ;pic18f46j13.h: 9549: struct {
[; ;pic18f46j13.h: 9550: unsigned T3GSS0 :1;
[; ;pic18f46j13.h: 9551: unsigned T3GSS1 :1;
[; ;pic18f46j13.h: 9552: unsigned T3GVAL :1;
[; ;pic18f46j13.h: 9553: unsigned T3GGO_T3DONE :1;
[; ;pic18f46j13.h: 9554: unsigned T3GSPM :1;
[; ;pic18f46j13.h: 9555: unsigned T3GTM :1;
[; ;pic18f46j13.h: 9556: unsigned T3GPOL :1;
[; ;pic18f46j13.h: 9557: unsigned TMR3GE :1;
[; ;pic18f46j13.h: 9558: };
[; ;pic18f46j13.h: 9559: struct {
[; ;pic18f46j13.h: 9560: unsigned :3;
[; ;pic18f46j13.h: 9561: unsigned T3GGO :1;
[; ;pic18f46j13.h: 9562: };
[; ;pic18f46j13.h: 9563: struct {
[; ;pic18f46j13.h: 9564: unsigned :3;
[; ;pic18f46j13.h: 9565: unsigned T3DONE :1;
[; ;pic18f46j13.h: 9566: };
[; ;pic18f46j13.h: 9567: } T3GCONbits_t;
[; ;pic18f46j13.h: 9568: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f46j13.h: 9622: extern volatile unsigned char PIR5 @ 0xF98;
"9624
[; ;pic18f46j13.h: 9624: asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
[; ;pic18f46j13.h: 9627: typedef union {
[; ;pic18f46j13.h: 9628: struct {
[; ;pic18f46j13.h: 9629: unsigned TMR1GIF :1;
[; ;pic18f46j13.h: 9630: unsigned TMR5GIF :1;
[; ;pic18f46j13.h: 9631: unsigned TMR5IF :1;
[; ;pic18f46j13.h: 9632: unsigned TMR6IF :1;
[; ;pic18f46j13.h: 9633: unsigned TMR8IF :1;
[; ;pic18f46j13.h: 9634: unsigned CM3IF :1;
[; ;pic18f46j13.h: 9635: };
[; ;pic18f46j13.h: 9636: } PIR5bits_t;
[; ;pic18f46j13.h: 9637: extern volatile PIR5bits_t PIR5bits @ 0xF98;
[; ;pic18f46j13.h: 9671: extern volatile unsigned char IPR5 @ 0xF99;
"9673
[; ;pic18f46j13.h: 9673: asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
[; ;pic18f46j13.h: 9676: typedef union {
[; ;pic18f46j13.h: 9677: struct {
[; ;pic18f46j13.h: 9678: unsigned TMR1GIP :1;
[; ;pic18f46j13.h: 9679: unsigned TMR5GIP :1;
[; ;pic18f46j13.h: 9680: unsigned TMR5IP :1;
[; ;pic18f46j13.h: 9681: unsigned TMR6IP :1;
[; ;pic18f46j13.h: 9682: unsigned TMR8IP :1;
[; ;pic18f46j13.h: 9683: unsigned CM3IP :1;
[; ;pic18f46j13.h: 9684: };
[; ;pic18f46j13.h: 9685: struct {
[; ;pic18f46j13.h: 9686: unsigned CCH05 :1;
[; ;pic18f46j13.h: 9687: };
[; ;pic18f46j13.h: 9688: struct {
[; ;pic18f46j13.h: 9689: unsigned :1;
[; ;pic18f46j13.h: 9690: unsigned CCH15 :1;
[; ;pic18f46j13.h: 9691: };
[; ;pic18f46j13.h: 9692: struct {
[; ;pic18f46j13.h: 9693: unsigned :3;
[; ;pic18f46j13.h: 9694: unsigned EVPOL05 :1;
[; ;pic18f46j13.h: 9695: };
[; ;pic18f46j13.h: 9696: struct {
[; ;pic18f46j13.h: 9697: unsigned :4;
[; ;pic18f46j13.h: 9698: unsigned EVPOL15 :1;
[; ;pic18f46j13.h: 9699: };
[; ;pic18f46j13.h: 9700: } IPR5bits_t;
[; ;pic18f46j13.h: 9701: extern volatile IPR5bits_t IPR5bits @ 0xF99;
[; ;pic18f46j13.h: 9755: extern volatile unsigned char T1GCON @ 0xF9A;
"9757
[; ;pic18f46j13.h: 9757: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f46j13.h: 9760: typedef union {
[; ;pic18f46j13.h: 9761: struct {
[; ;pic18f46j13.h: 9762: unsigned :3;
[; ;pic18f46j13.h: 9763: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f46j13.h: 9764: };
[; ;pic18f46j13.h: 9765: struct {
[; ;pic18f46j13.h: 9766: unsigned T1GSS0 :1;
[; ;pic18f46j13.h: 9767: unsigned T1GSS1 :1;
[; ;pic18f46j13.h: 9768: unsigned T1GVAL :1;
[; ;pic18f46j13.h: 9769: unsigned T1GGO_nT1DONE :1;
[; ;pic18f46j13.h: 9770: unsigned T1GSPM :1;
[; ;pic18f46j13.h: 9771: unsigned T1GTM :1;
[; ;pic18f46j13.h: 9772: unsigned T1GPOL :1;
[; ;pic18f46j13.h: 9773: unsigned TMR1GE :1;
[; ;pic18f46j13.h: 9774: };
[; ;pic18f46j13.h: 9775: struct {
[; ;pic18f46j13.h: 9776: unsigned :3;
[; ;pic18f46j13.h: 9777: unsigned T1GGO :1;
[; ;pic18f46j13.h: 9778: };
[; ;pic18f46j13.h: 9779: struct {
[; ;pic18f46j13.h: 9780: unsigned :3;
[; ;pic18f46j13.h: 9781: unsigned NOT_T1DONE :1;
[; ;pic18f46j13.h: 9782: };
[; ;pic18f46j13.h: 9783: struct {
[; ;pic18f46j13.h: 9784: unsigned :3;
[; ;pic18f46j13.h: 9785: unsigned nT1DONE :1;
[; ;pic18f46j13.h: 9786: };
[; ;pic18f46j13.h: 9787: struct {
[; ;pic18f46j13.h: 9788: unsigned :3;
[; ;pic18f46j13.h: 9789: unsigned T1DONE :1;
[; ;pic18f46j13.h: 9790: };
[; ;pic18f46j13.h: 9791: } T1GCONbits_t;
[; ;pic18f46j13.h: 9792: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f46j13.h: 9861: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9863
[; ;pic18f46j13.h: 9863: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f46j13.h: 9866: typedef union {
[; ;pic18f46j13.h: 9867: struct {
[; ;pic18f46j13.h: 9868: unsigned TUN :6;
[; ;pic18f46j13.h: 9869: unsigned PLLEN :1;
[; ;pic18f46j13.h: 9870: unsigned INTSRC :1;
[; ;pic18f46j13.h: 9871: };
[; ;pic18f46j13.h: 9872: struct {
[; ;pic18f46j13.h: 9873: unsigned TUN0 :1;
[; ;pic18f46j13.h: 9874: unsigned TUN1 :1;
[; ;pic18f46j13.h: 9875: unsigned TUN2 :1;
[; ;pic18f46j13.h: 9876: unsigned TUN3 :1;
[; ;pic18f46j13.h: 9877: unsigned TUN4 :1;
[; ;pic18f46j13.h: 9878: unsigned TUN5 :1;
[; ;pic18f46j13.h: 9879: };
[; ;pic18f46j13.h: 9880: } OSCTUNEbits_t;
[; ;pic18f46j13.h: 9881: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f46j13.h: 9930: extern volatile unsigned char RCSTA2 @ 0xF9C;
"9932
[; ;pic18f46j13.h: 9932: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f46j13.h: 9935: typedef union {
[; ;pic18f46j13.h: 9936: struct {
[; ;pic18f46j13.h: 9937: unsigned RX9D :1;
[; ;pic18f46j13.h: 9938: unsigned OERR :1;
[; ;pic18f46j13.h: 9939: unsigned FERR :1;
[; ;pic18f46j13.h: 9940: unsigned ADDEN :1;
[; ;pic18f46j13.h: 9941: unsigned CREN :1;
[; ;pic18f46j13.h: 9942: unsigned SREN :1;
[; ;pic18f46j13.h: 9943: unsigned RX9 :1;
[; ;pic18f46j13.h: 9944: unsigned SPEN :1;
[; ;pic18f46j13.h: 9945: };
[; ;pic18f46j13.h: 9946: struct {
[; ;pic18f46j13.h: 9947: unsigned RX9D2 :1;
[; ;pic18f46j13.h: 9948: unsigned OERR2 :1;
[; ;pic18f46j13.h: 9949: unsigned FERR2 :1;
[; ;pic18f46j13.h: 9950: unsigned ADDEN2 :1;
[; ;pic18f46j13.h: 9951: unsigned CREN2 :1;
[; ;pic18f46j13.h: 9952: unsigned SREN2 :1;
[; ;pic18f46j13.h: 9953: unsigned RX92 :1;
[; ;pic18f46j13.h: 9954: unsigned SPEN2 :1;
[; ;pic18f46j13.h: 9955: };
[; ;pic18f46j13.h: 9956: struct {
[; ;pic18f46j13.h: 9957: unsigned :6;
[; ;pic18f46j13.h: 9958: unsigned RC8_92 :1;
[; ;pic18f46j13.h: 9959: };
[; ;pic18f46j13.h: 9960: struct {
[; ;pic18f46j13.h: 9961: unsigned :6;
[; ;pic18f46j13.h: 9962: unsigned RC92 :1;
[; ;pic18f46j13.h: 9963: };
[; ;pic18f46j13.h: 9964: struct {
[; ;pic18f46j13.h: 9965: unsigned RCD82 :1;
[; ;pic18f46j13.h: 9966: };
[; ;pic18f46j13.h: 9967: } RCSTA2bits_t;
[; ;pic18f46j13.h: 9968: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f46j13.h: 10067: extern volatile unsigned char PIE1 @ 0xF9D;
"10069
[; ;pic18f46j13.h: 10069: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f46j13.h: 10072: typedef union {
[; ;pic18f46j13.h: 10073: struct {
[; ;pic18f46j13.h: 10074: unsigned TMR1IE :1;
[; ;pic18f46j13.h: 10075: unsigned TMR2IE :1;
[; ;pic18f46j13.h: 10076: unsigned CCP1IE :1;
[; ;pic18f46j13.h: 10077: unsigned SSP1IE :1;
[; ;pic18f46j13.h: 10078: unsigned TX1IE :1;
[; ;pic18f46j13.h: 10079: unsigned RC1IE :1;
[; ;pic18f46j13.h: 10080: unsigned ADIE :1;
[; ;pic18f46j13.h: 10081: unsigned PMPIE :1;
[; ;pic18f46j13.h: 10082: };
[; ;pic18f46j13.h: 10083: struct {
[; ;pic18f46j13.h: 10084: unsigned :3;
[; ;pic18f46j13.h: 10085: unsigned SSPIE :1;
[; ;pic18f46j13.h: 10086: unsigned TXIE :1;
[; ;pic18f46j13.h: 10087: unsigned RCIE :1;
[; ;pic18f46j13.h: 10088: };
[; ;pic18f46j13.h: 10089: struct {
[; ;pic18f46j13.h: 10090: unsigned :7;
[; ;pic18f46j13.h: 10091: unsigned PSPIE :1;
[; ;pic18f46j13.h: 10092: };
[; ;pic18f46j13.h: 10093: } PIE1bits_t;
[; ;pic18f46j13.h: 10094: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f46j13.h: 10158: extern volatile unsigned char PIR1 @ 0xF9E;
"10160
[; ;pic18f46j13.h: 10160: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f46j13.h: 10163: typedef union {
[; ;pic18f46j13.h: 10164: struct {
[; ;pic18f46j13.h: 10165: unsigned TMR1IF :1;
[; ;pic18f46j13.h: 10166: unsigned TMR2IF :1;
[; ;pic18f46j13.h: 10167: unsigned CCP1IF :1;
[; ;pic18f46j13.h: 10168: unsigned SSP1IF :1;
[; ;pic18f46j13.h: 10169: unsigned TX1IF :1;
[; ;pic18f46j13.h: 10170: unsigned RC1IF :1;
[; ;pic18f46j13.h: 10171: unsigned ADIF :1;
[; ;pic18f46j13.h: 10172: unsigned PMPIF :1;
[; ;pic18f46j13.h: 10173: };
[; ;pic18f46j13.h: 10174: struct {
[; ;pic18f46j13.h: 10175: unsigned :3;
[; ;pic18f46j13.h: 10176: unsigned SSPIF :1;
[; ;pic18f46j13.h: 10177: unsigned TXIF :1;
[; ;pic18f46j13.h: 10178: unsigned RCIF :1;
[; ;pic18f46j13.h: 10179: };
[; ;pic18f46j13.h: 10180: struct {
[; ;pic18f46j13.h: 10181: unsigned :7;
[; ;pic18f46j13.h: 10182: unsigned PSPIF :1;
[; ;pic18f46j13.h: 10183: };
[; ;pic18f46j13.h: 10184: } PIR1bits_t;
[; ;pic18f46j13.h: 10185: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f46j13.h: 10249: extern volatile unsigned char IPR1 @ 0xF9F;
"10251
[; ;pic18f46j13.h: 10251: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f46j13.h: 10254: typedef union {
[; ;pic18f46j13.h: 10255: struct {
[; ;pic18f46j13.h: 10256: unsigned TMR1IP :1;
[; ;pic18f46j13.h: 10257: unsigned TMR2IP :1;
[; ;pic18f46j13.h: 10258: unsigned CCP1IP :1;
[; ;pic18f46j13.h: 10259: unsigned SSP1IP :1;
[; ;pic18f46j13.h: 10260: unsigned TX1IP :1;
[; ;pic18f46j13.h: 10261: unsigned RC1IP :1;
[; ;pic18f46j13.h: 10262: unsigned ADIP :1;
[; ;pic18f46j13.h: 10263: unsigned PMPIP :1;
[; ;pic18f46j13.h: 10264: };
[; ;pic18f46j13.h: 10265: struct {
[; ;pic18f46j13.h: 10266: unsigned :3;
[; ;pic18f46j13.h: 10267: unsigned SSPIP :1;
[; ;pic18f46j13.h: 10268: unsigned TXIP :1;
[; ;pic18f46j13.h: 10269: unsigned RCIP :1;
[; ;pic18f46j13.h: 10270: };
[; ;pic18f46j13.h: 10271: struct {
[; ;pic18f46j13.h: 10272: unsigned :7;
[; ;pic18f46j13.h: 10273: unsigned PSPIP :1;
[; ;pic18f46j13.h: 10274: };
[; ;pic18f46j13.h: 10275: } IPR1bits_t;
[; ;pic18f46j13.h: 10276: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f46j13.h: 10340: extern volatile unsigned char PIE2 @ 0xFA0;
"10342
[; ;pic18f46j13.h: 10342: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f46j13.h: 10345: typedef union {
[; ;pic18f46j13.h: 10346: struct {
[; ;pic18f46j13.h: 10347: unsigned CCP2IE :1;
[; ;pic18f46j13.h: 10348: unsigned TMR3IE :1;
[; ;pic18f46j13.h: 10349: unsigned LVDIE :1;
[; ;pic18f46j13.h: 10350: unsigned BCL1IE :1;
[; ;pic18f46j13.h: 10351: unsigned :1;
[; ;pic18f46j13.h: 10352: unsigned CM1IE :1;
[; ;pic18f46j13.h: 10353: unsigned CM2IE :1;
[; ;pic18f46j13.h: 10354: unsigned OSCFIE :1;
[; ;pic18f46j13.h: 10355: };
[; ;pic18f46j13.h: 10356: struct {
[; ;pic18f46j13.h: 10357: unsigned :2;
[; ;pic18f46j13.h: 10358: unsigned HLVDIE :1;
[; ;pic18f46j13.h: 10359: unsigned BCLIE :1;
[; ;pic18f46j13.h: 10360: };
[; ;pic18f46j13.h: 10361: struct {
[; ;pic18f46j13.h: 10362: unsigned :6;
[; ;pic18f46j13.h: 10363: unsigned CMIE :1;
[; ;pic18f46j13.h: 10364: };
[; ;pic18f46j13.h: 10365: } PIE2bits_t;
[; ;pic18f46j13.h: 10366: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f46j13.h: 10420: extern volatile unsigned char PIR2 @ 0xFA1;
"10422
[; ;pic18f46j13.h: 10422: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f46j13.h: 10425: typedef union {
[; ;pic18f46j13.h: 10426: struct {
[; ;pic18f46j13.h: 10427: unsigned CCP2IF :1;
[; ;pic18f46j13.h: 10428: unsigned TMR3IF :1;
[; ;pic18f46j13.h: 10429: unsigned LVDIF :1;
[; ;pic18f46j13.h: 10430: unsigned BCL1IF :1;
[; ;pic18f46j13.h: 10431: unsigned :1;
[; ;pic18f46j13.h: 10432: unsigned CM1IF :1;
[; ;pic18f46j13.h: 10433: unsigned CM2IF :1;
[; ;pic18f46j13.h: 10434: unsigned OSCFIF :1;
[; ;pic18f46j13.h: 10435: };
[; ;pic18f46j13.h: 10436: struct {
[; ;pic18f46j13.h: 10437: unsigned :2;
[; ;pic18f46j13.h: 10438: unsigned HLVDIF :1;
[; ;pic18f46j13.h: 10439: unsigned BCLIF :1;
[; ;pic18f46j13.h: 10440: };
[; ;pic18f46j13.h: 10441: struct {
[; ;pic18f46j13.h: 10442: unsigned :6;
[; ;pic18f46j13.h: 10443: unsigned CMIF :1;
[; ;pic18f46j13.h: 10444: };
[; ;pic18f46j13.h: 10445: } PIR2bits_t;
[; ;pic18f46j13.h: 10446: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f46j13.h: 10500: extern volatile unsigned char IPR2 @ 0xFA2;
"10502
[; ;pic18f46j13.h: 10502: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f46j13.h: 10505: typedef union {
[; ;pic18f46j13.h: 10506: struct {
[; ;pic18f46j13.h: 10507: unsigned CCP2IP :1;
[; ;pic18f46j13.h: 10508: unsigned TMR3IP :1;
[; ;pic18f46j13.h: 10509: unsigned LVDIP :1;
[; ;pic18f46j13.h: 10510: unsigned BCL1IP :1;
[; ;pic18f46j13.h: 10511: unsigned :1;
[; ;pic18f46j13.h: 10512: unsigned CM1IP :1;
[; ;pic18f46j13.h: 10513: unsigned CM2IP :1;
[; ;pic18f46j13.h: 10514: unsigned OSCFIP :1;
[; ;pic18f46j13.h: 10515: };
[; ;pic18f46j13.h: 10516: struct {
[; ;pic18f46j13.h: 10517: unsigned :2;
[; ;pic18f46j13.h: 10518: unsigned HLVDIP :1;
[; ;pic18f46j13.h: 10519: unsigned BCLIP :1;
[; ;pic18f46j13.h: 10520: };
[; ;pic18f46j13.h: 10521: struct {
[; ;pic18f46j13.h: 10522: unsigned :6;
[; ;pic18f46j13.h: 10523: unsigned CMIP :1;
[; ;pic18f46j13.h: 10524: };
[; ;pic18f46j13.h: 10525: } IPR2bits_t;
[; ;pic18f46j13.h: 10526: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f46j13.h: 10580: extern volatile unsigned char PIE3 @ 0xFA3;
"10582
[; ;pic18f46j13.h: 10582: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f46j13.h: 10585: typedef union {
[; ;pic18f46j13.h: 10586: struct {
[; ;pic18f46j13.h: 10587: unsigned RTCCIE :1;
[; ;pic18f46j13.h: 10588: unsigned TMR3GIE :1;
[; ;pic18f46j13.h: 10589: unsigned CTMUIE :1;
[; ;pic18f46j13.h: 10590: unsigned TMR4IE :1;
[; ;pic18f46j13.h: 10591: unsigned TX2IE :1;
[; ;pic18f46j13.h: 10592: unsigned RC2IE :1;
[; ;pic18f46j13.h: 10593: unsigned BCL2IE :1;
[; ;pic18f46j13.h: 10594: unsigned SSP2IE :1;
[; ;pic18f46j13.h: 10595: };
[; ;pic18f46j13.h: 10596: struct {
[; ;pic18f46j13.h: 10597: unsigned RXB0IE :1;
[; ;pic18f46j13.h: 10598: };
[; ;pic18f46j13.h: 10599: struct {
[; ;pic18f46j13.h: 10600: unsigned :1;
[; ;pic18f46j13.h: 10601: unsigned RXB1IE :1;
[; ;pic18f46j13.h: 10602: };
[; ;pic18f46j13.h: 10603: struct {
[; ;pic18f46j13.h: 10604: unsigned :1;
[; ;pic18f46j13.h: 10605: unsigned RXBNIE :1;
[; ;pic18f46j13.h: 10606: };
[; ;pic18f46j13.h: 10607: struct {
[; ;pic18f46j13.h: 10608: unsigned :2;
[; ;pic18f46j13.h: 10609: unsigned TXB0IE :1;
[; ;pic18f46j13.h: 10610: };
[; ;pic18f46j13.h: 10611: struct {
[; ;pic18f46j13.h: 10612: unsigned :3;
[; ;pic18f46j13.h: 10613: unsigned TXB1IE :1;
[; ;pic18f46j13.h: 10614: };
[; ;pic18f46j13.h: 10615: struct {
[; ;pic18f46j13.h: 10616: unsigned :4;
[; ;pic18f46j13.h: 10617: unsigned TXB2IE :1;
[; ;pic18f46j13.h: 10618: };
[; ;pic18f46j13.h: 10619: struct {
[; ;pic18f46j13.h: 10620: unsigned :4;
[; ;pic18f46j13.h: 10621: unsigned TXBNIE :1;
[; ;pic18f46j13.h: 10622: };
[; ;pic18f46j13.h: 10623: } PIE3bits_t;
[; ;pic18f46j13.h: 10624: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f46j13.h: 10703: extern volatile unsigned char PIR3 @ 0xFA4;
"10705
[; ;pic18f46j13.h: 10705: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f46j13.h: 10708: typedef union {
[; ;pic18f46j13.h: 10709: struct {
[; ;pic18f46j13.h: 10710: unsigned RTCCIF :1;
[; ;pic18f46j13.h: 10711: unsigned TMR3GIF :1;
[; ;pic18f46j13.h: 10712: unsigned CTMUIF :1;
[; ;pic18f46j13.h: 10713: unsigned TMR4IF :1;
[; ;pic18f46j13.h: 10714: unsigned TX2IF :1;
[; ;pic18f46j13.h: 10715: unsigned RC2IF :1;
[; ;pic18f46j13.h: 10716: unsigned BCL2IF :1;
[; ;pic18f46j13.h: 10717: unsigned SSP2IF :1;
[; ;pic18f46j13.h: 10718: };
[; ;pic18f46j13.h: 10719: struct {
[; ;pic18f46j13.h: 10720: unsigned :1;
[; ;pic18f46j13.h: 10721: unsigned RXBNIF :1;
[; ;pic18f46j13.h: 10722: };
[; ;pic18f46j13.h: 10723: struct {
[; ;pic18f46j13.h: 10724: unsigned :4;
[; ;pic18f46j13.h: 10725: unsigned TXBNIF :1;
[; ;pic18f46j13.h: 10726: };
[; ;pic18f46j13.h: 10727: } PIR3bits_t;
[; ;pic18f46j13.h: 10728: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f46j13.h: 10782: extern volatile unsigned char IPR3 @ 0xFA5;
"10784
[; ;pic18f46j13.h: 10784: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f46j13.h: 10787: typedef union {
[; ;pic18f46j13.h: 10788: struct {
[; ;pic18f46j13.h: 10789: unsigned RTCCIP :1;
[; ;pic18f46j13.h: 10790: unsigned TMR3GIP :1;
[; ;pic18f46j13.h: 10791: unsigned CTMUIP :1;
[; ;pic18f46j13.h: 10792: unsigned TMR4IP :1;
[; ;pic18f46j13.h: 10793: unsigned TX2IP :1;
[; ;pic18f46j13.h: 10794: unsigned RC2IP :1;
[; ;pic18f46j13.h: 10795: unsigned BCL2IP :1;
[; ;pic18f46j13.h: 10796: unsigned SSP2IP :1;
[; ;pic18f46j13.h: 10797: };
[; ;pic18f46j13.h: 10798: struct {
[; ;pic18f46j13.h: 10799: unsigned :1;
[; ;pic18f46j13.h: 10800: unsigned RXBNIP :1;
[; ;pic18f46j13.h: 10801: };
[; ;pic18f46j13.h: 10802: struct {
[; ;pic18f46j13.h: 10803: unsigned :4;
[; ;pic18f46j13.h: 10804: unsigned TXBNIP :1;
[; ;pic18f46j13.h: 10805: };
[; ;pic18f46j13.h: 10806: } IPR3bits_t;
[; ;pic18f46j13.h: 10807: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f46j13.h: 10861: extern volatile unsigned char EECON1 @ 0xFA6;
"10863
[; ;pic18f46j13.h: 10863: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f46j13.h: 10866: typedef union {
[; ;pic18f46j13.h: 10867: struct {
[; ;pic18f46j13.h: 10868: unsigned :1;
[; ;pic18f46j13.h: 10869: unsigned WR :1;
[; ;pic18f46j13.h: 10870: unsigned WREN :1;
[; ;pic18f46j13.h: 10871: unsigned WRERR :1;
[; ;pic18f46j13.h: 10872: unsigned FREE :1;
[; ;pic18f46j13.h: 10873: unsigned WPROG :1;
[; ;pic18f46j13.h: 10874: };
[; ;pic18f46j13.h: 10875: } EECON1bits_t;
[; ;pic18f46j13.h: 10876: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f46j13.h: 10905: extern volatile unsigned char EECON2 @ 0xFA7;
"10907
[; ;pic18f46j13.h: 10907: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f46j13.h: 10910: typedef union {
[; ;pic18f46j13.h: 10911: struct {
[; ;pic18f46j13.h: 10912: unsigned EECON2 :8;
[; ;pic18f46j13.h: 10913: };
[; ;pic18f46j13.h: 10914: } EECON2bits_t;
[; ;pic18f46j13.h: 10915: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f46j13.h: 10924: extern volatile unsigned char TXSTA2 @ 0xFA8;
"10926
[; ;pic18f46j13.h: 10926: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f46j13.h: 10929: typedef union {
[; ;pic18f46j13.h: 10930: struct {
[; ;pic18f46j13.h: 10931: unsigned TX9D :1;
[; ;pic18f46j13.h: 10932: unsigned TRMT :1;
[; ;pic18f46j13.h: 10933: unsigned BRGH :1;
[; ;pic18f46j13.h: 10934: unsigned SENDB :1;
[; ;pic18f46j13.h: 10935: unsigned SYNC :1;
[; ;pic18f46j13.h: 10936: unsigned TXEN :1;
[; ;pic18f46j13.h: 10937: unsigned TX9 :1;
[; ;pic18f46j13.h: 10938: unsigned CSRC :1;
[; ;pic18f46j13.h: 10939: };
[; ;pic18f46j13.h: 10940: struct {
[; ;pic18f46j13.h: 10941: unsigned TX9D2 :1;
[; ;pic18f46j13.h: 10942: unsigned TRMT2 :1;
[; ;pic18f46j13.h: 10943: unsigned BRGH2 :1;
[; ;pic18f46j13.h: 10944: unsigned SENDB2 :1;
[; ;pic18f46j13.h: 10945: unsigned SYNC2 :1;
[; ;pic18f46j13.h: 10946: unsigned TXEN2 :1;
[; ;pic18f46j13.h: 10947: unsigned TX92 :1;
[; ;pic18f46j13.h: 10948: unsigned CSRC2 :1;
[; ;pic18f46j13.h: 10949: };
[; ;pic18f46j13.h: 10950: struct {
[; ;pic18f46j13.h: 10951: unsigned :6;
[; ;pic18f46j13.h: 10952: unsigned TX8_92 :1;
[; ;pic18f46j13.h: 10953: };
[; ;pic18f46j13.h: 10954: struct {
[; ;pic18f46j13.h: 10955: unsigned TXD82 :1;
[; ;pic18f46j13.h: 10956: };
[; ;pic18f46j13.h: 10957: } TXSTA2bits_t;
[; ;pic18f46j13.h: 10958: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f46j13.h: 11052: extern volatile unsigned char TXREG2 @ 0xFA9;
"11054
[; ;pic18f46j13.h: 11054: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f46j13.h: 11057: typedef union {
[; ;pic18f46j13.h: 11058: struct {
[; ;pic18f46j13.h: 11059: unsigned TXREG2 :8;
[; ;pic18f46j13.h: 11060: };
[; ;pic18f46j13.h: 11061: } TXREG2bits_t;
[; ;pic18f46j13.h: 11062: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f46j13.h: 11071: extern volatile unsigned char RCREG2 @ 0xFAA;
"11073
[; ;pic18f46j13.h: 11073: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f46j13.h: 11076: typedef union {
[; ;pic18f46j13.h: 11077: struct {
[; ;pic18f46j13.h: 11078: unsigned RCREG2 :8;
[; ;pic18f46j13.h: 11079: };
[; ;pic18f46j13.h: 11080: } RCREG2bits_t;
[; ;pic18f46j13.h: 11081: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f46j13.h: 11090: extern volatile unsigned char SPBRG2 @ 0xFAB;
"11092
[; ;pic18f46j13.h: 11092: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f46j13.h: 11095: typedef union {
[; ;pic18f46j13.h: 11096: struct {
[; ;pic18f46j13.h: 11097: unsigned SPBRG2 :8;
[; ;pic18f46j13.h: 11098: };
[; ;pic18f46j13.h: 11099: } SPBRG2bits_t;
[; ;pic18f46j13.h: 11100: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f46j13.h: 11109: extern volatile unsigned char RCSTA1 @ 0xFAC;
"11111
[; ;pic18f46j13.h: 11111: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f46j13.h: 11114: extern volatile unsigned char RCSTA @ 0xFAC;
"11116
[; ;pic18f46j13.h: 11116: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f46j13.h: 11119: typedef union {
[; ;pic18f46j13.h: 11120: struct {
[; ;pic18f46j13.h: 11121: unsigned RX9D :1;
[; ;pic18f46j13.h: 11122: unsigned OERR :1;
[; ;pic18f46j13.h: 11123: unsigned FERR :1;
[; ;pic18f46j13.h: 11124: unsigned ADDEN :1;
[; ;pic18f46j13.h: 11125: unsigned CREN :1;
[; ;pic18f46j13.h: 11126: unsigned SREN :1;
[; ;pic18f46j13.h: 11127: unsigned RX9 :1;
[; ;pic18f46j13.h: 11128: unsigned SPEN :1;
[; ;pic18f46j13.h: 11129: };
[; ;pic18f46j13.h: 11130: struct {
[; ;pic18f46j13.h: 11131: unsigned RCD8 :1;
[; ;pic18f46j13.h: 11132: unsigned :2;
[; ;pic18f46j13.h: 11133: unsigned ADEN :1;
[; ;pic18f46j13.h: 11134: unsigned :2;
[; ;pic18f46j13.h: 11135: unsigned RC9 :1;
[; ;pic18f46j13.h: 11136: };
[; ;pic18f46j13.h: 11137: struct {
[; ;pic18f46j13.h: 11138: unsigned :6;
[; ;pic18f46j13.h: 11139: unsigned NOT_RC8 :1;
[; ;pic18f46j13.h: 11140: };
[; ;pic18f46j13.h: 11141: struct {
[; ;pic18f46j13.h: 11142: unsigned :6;
[; ;pic18f46j13.h: 11143: unsigned nRC8 :1;
[; ;pic18f46j13.h: 11144: };
[; ;pic18f46j13.h: 11145: struct {
[; ;pic18f46j13.h: 11146: unsigned :6;
[; ;pic18f46j13.h: 11147: unsigned RC8_9 :1;
[; ;pic18f46j13.h: 11148: };
[; ;pic18f46j13.h: 11149: struct {
[; ;pic18f46j13.h: 11150: unsigned RX9D1 :1;
[; ;pic18f46j13.h: 11151: unsigned OERR1 :1;
[; ;pic18f46j13.h: 11152: unsigned FERR1 :1;
[; ;pic18f46j13.h: 11153: unsigned ADDEN1 :1;
[; ;pic18f46j13.h: 11154: unsigned CREN1 :1;
[; ;pic18f46j13.h: 11155: unsigned SREN1 :1;
[; ;pic18f46j13.h: 11156: unsigned RX91 :1;
[; ;pic18f46j13.h: 11157: unsigned SPEN1 :1;
[; ;pic18f46j13.h: 11158: };
[; ;pic18f46j13.h: 11159: struct {
[; ;pic18f46j13.h: 11160: unsigned :5;
[; ;pic18f46j13.h: 11161: unsigned SRENA :1;
[; ;pic18f46j13.h: 11162: };
[; ;pic18f46j13.h: 11163: } RCSTA1bits_t;
[; ;pic18f46j13.h: 11164: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f46j13.h: 11282: typedef union {
[; ;pic18f46j13.h: 11283: struct {
[; ;pic18f46j13.h: 11284: unsigned RX9D :1;
[; ;pic18f46j13.h: 11285: unsigned OERR :1;
[; ;pic18f46j13.h: 11286: unsigned FERR :1;
[; ;pic18f46j13.h: 11287: unsigned ADDEN :1;
[; ;pic18f46j13.h: 11288: unsigned CREN :1;
[; ;pic18f46j13.h: 11289: unsigned SREN :1;
[; ;pic18f46j13.h: 11290: unsigned RX9 :1;
[; ;pic18f46j13.h: 11291: unsigned SPEN :1;
[; ;pic18f46j13.h: 11292: };
[; ;pic18f46j13.h: 11293: struct {
[; ;pic18f46j13.h: 11294: unsigned RCD8 :1;
[; ;pic18f46j13.h: 11295: unsigned :2;
[; ;pic18f46j13.h: 11296: unsigned ADEN :1;
[; ;pic18f46j13.h: 11297: unsigned :2;
[; ;pic18f46j13.h: 11298: unsigned RC9 :1;
[; ;pic18f46j13.h: 11299: };
[; ;pic18f46j13.h: 11300: struct {
[; ;pic18f46j13.h: 11301: unsigned :6;
[; ;pic18f46j13.h: 11302: unsigned NOT_RC8 :1;
[; ;pic18f46j13.h: 11303: };
[; ;pic18f46j13.h: 11304: struct {
[; ;pic18f46j13.h: 11305: unsigned :6;
[; ;pic18f46j13.h: 11306: unsigned nRC8 :1;
[; ;pic18f46j13.h: 11307: };
[; ;pic18f46j13.h: 11308: struct {
[; ;pic18f46j13.h: 11309: unsigned :6;
[; ;pic18f46j13.h: 11310: unsigned RC8_9 :1;
[; ;pic18f46j13.h: 11311: };
[; ;pic18f46j13.h: 11312: struct {
[; ;pic18f46j13.h: 11313: unsigned RX9D1 :1;
[; ;pic18f46j13.h: 11314: unsigned OERR1 :1;
[; ;pic18f46j13.h: 11315: unsigned FERR1 :1;
[; ;pic18f46j13.h: 11316: unsigned ADDEN1 :1;
[; ;pic18f46j13.h: 11317: unsigned CREN1 :1;
[; ;pic18f46j13.h: 11318: unsigned SREN1 :1;
[; ;pic18f46j13.h: 11319: unsigned RX91 :1;
[; ;pic18f46j13.h: 11320: unsigned SPEN1 :1;
[; ;pic18f46j13.h: 11321: };
[; ;pic18f46j13.h: 11322: struct {
[; ;pic18f46j13.h: 11323: unsigned :5;
[; ;pic18f46j13.h: 11324: unsigned SRENA :1;
[; ;pic18f46j13.h: 11325: };
[; ;pic18f46j13.h: 11326: } RCSTAbits_t;
[; ;pic18f46j13.h: 11327: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f46j13.h: 11446: extern volatile unsigned char TXSTA1 @ 0xFAD;
"11448
[; ;pic18f46j13.h: 11448: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f46j13.h: 11451: extern volatile unsigned char TXSTA @ 0xFAD;
"11453
[; ;pic18f46j13.h: 11453: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f46j13.h: 11456: typedef union {
[; ;pic18f46j13.h: 11457: struct {
[; ;pic18f46j13.h: 11458: unsigned TX9D :1;
[; ;pic18f46j13.h: 11459: unsigned TRMT :1;
[; ;pic18f46j13.h: 11460: unsigned BRGH :1;
[; ;pic18f46j13.h: 11461: unsigned SENDB :1;
[; ;pic18f46j13.h: 11462: unsigned SYNC :1;
[; ;pic18f46j13.h: 11463: unsigned TXEN :1;
[; ;pic18f46j13.h: 11464: unsigned TX9 :1;
[; ;pic18f46j13.h: 11465: unsigned CSRC :1;
[; ;pic18f46j13.h: 11466: };
[; ;pic18f46j13.h: 11467: struct {
[; ;pic18f46j13.h: 11468: unsigned TXD8 :1;
[; ;pic18f46j13.h: 11469: unsigned :5;
[; ;pic18f46j13.h: 11470: unsigned TX8_9 :1;
[; ;pic18f46j13.h: 11471: };
[; ;pic18f46j13.h: 11472: struct {
[; ;pic18f46j13.h: 11473: unsigned :6;
[; ;pic18f46j13.h: 11474: unsigned NOT_TX8 :1;
[; ;pic18f46j13.h: 11475: };
[; ;pic18f46j13.h: 11476: struct {
[; ;pic18f46j13.h: 11477: unsigned :6;
[; ;pic18f46j13.h: 11478: unsigned nTX8 :1;
[; ;pic18f46j13.h: 11479: };
[; ;pic18f46j13.h: 11480: struct {
[; ;pic18f46j13.h: 11481: unsigned TX9D1 :1;
[; ;pic18f46j13.h: 11482: unsigned TRMT1 :1;
[; ;pic18f46j13.h: 11483: unsigned BRGH1 :1;
[; ;pic18f46j13.h: 11484: unsigned SENDB1 :1;
[; ;pic18f46j13.h: 11485: unsigned SYNC1 :1;
[; ;pic18f46j13.h: 11486: unsigned TXEN1 :1;
[; ;pic18f46j13.h: 11487: unsigned TX91 :1;
[; ;pic18f46j13.h: 11488: unsigned CSRC1 :1;
[; ;pic18f46j13.h: 11489: };
[; ;pic18f46j13.h: 11490: } TXSTA1bits_t;
[; ;pic18f46j13.h: 11491: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f46j13.h: 11594: typedef union {
[; ;pic18f46j13.h: 11595: struct {
[; ;pic18f46j13.h: 11596: unsigned TX9D :1;
[; ;pic18f46j13.h: 11597: unsigned TRMT :1;
[; ;pic18f46j13.h: 11598: unsigned BRGH :1;
[; ;pic18f46j13.h: 11599: unsigned SENDB :1;
[; ;pic18f46j13.h: 11600: unsigned SYNC :1;
[; ;pic18f46j13.h: 11601: unsigned TXEN :1;
[; ;pic18f46j13.h: 11602: unsigned TX9 :1;
[; ;pic18f46j13.h: 11603: unsigned CSRC :1;
[; ;pic18f46j13.h: 11604: };
[; ;pic18f46j13.h: 11605: struct {
[; ;pic18f46j13.h: 11606: unsigned TXD8 :1;
[; ;pic18f46j13.h: 11607: unsigned :5;
[; ;pic18f46j13.h: 11608: unsigned TX8_9 :1;
[; ;pic18f46j13.h: 11609: };
[; ;pic18f46j13.h: 11610: struct {
[; ;pic18f46j13.h: 11611: unsigned :6;
[; ;pic18f46j13.h: 11612: unsigned NOT_TX8 :1;
[; ;pic18f46j13.h: 11613: };
[; ;pic18f46j13.h: 11614: struct {
[; ;pic18f46j13.h: 11615: unsigned :6;
[; ;pic18f46j13.h: 11616: unsigned nTX8 :1;
[; ;pic18f46j13.h: 11617: };
[; ;pic18f46j13.h: 11618: struct {
[; ;pic18f46j13.h: 11619: unsigned TX9D1 :1;
[; ;pic18f46j13.h: 11620: unsigned TRMT1 :1;
[; ;pic18f46j13.h: 11621: unsigned BRGH1 :1;
[; ;pic18f46j13.h: 11622: unsigned SENDB1 :1;
[; ;pic18f46j13.h: 11623: unsigned SYNC1 :1;
[; ;pic18f46j13.h: 11624: unsigned TXEN1 :1;
[; ;pic18f46j13.h: 11625: unsigned TX91 :1;
[; ;pic18f46j13.h: 11626: unsigned CSRC1 :1;
[; ;pic18f46j13.h: 11627: };
[; ;pic18f46j13.h: 11628: } TXSTAbits_t;
[; ;pic18f46j13.h: 11629: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f46j13.h: 11733: extern volatile unsigned char TXREG1 @ 0xFAE;
"11735
[; ;pic18f46j13.h: 11735: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f46j13.h: 11738: extern volatile unsigned char TXREG @ 0xFAE;
"11740
[; ;pic18f46j13.h: 11740: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f46j13.h: 11743: typedef union {
[; ;pic18f46j13.h: 11744: struct {
[; ;pic18f46j13.h: 11745: unsigned TXREG1 :8;
[; ;pic18f46j13.h: 11746: };
[; ;pic18f46j13.h: 11747: } TXREG1bits_t;
[; ;pic18f46j13.h: 11748: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f46j13.h: 11756: typedef union {
[; ;pic18f46j13.h: 11757: struct {
[; ;pic18f46j13.h: 11758: unsigned TXREG1 :8;
[; ;pic18f46j13.h: 11759: };
[; ;pic18f46j13.h: 11760: } TXREGbits_t;
[; ;pic18f46j13.h: 11761: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f46j13.h: 11770: extern volatile unsigned char RCREG1 @ 0xFAF;
"11772
[; ;pic18f46j13.h: 11772: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f46j13.h: 11775: extern volatile unsigned char RCREG @ 0xFAF;
"11777
[; ;pic18f46j13.h: 11777: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f46j13.h: 11780: typedef union {
[; ;pic18f46j13.h: 11781: struct {
[; ;pic18f46j13.h: 11782: unsigned RCREG1 :8;
[; ;pic18f46j13.h: 11783: };
[; ;pic18f46j13.h: 11784: } RCREG1bits_t;
[; ;pic18f46j13.h: 11785: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f46j13.h: 11793: typedef union {
[; ;pic18f46j13.h: 11794: struct {
[; ;pic18f46j13.h: 11795: unsigned RCREG1 :8;
[; ;pic18f46j13.h: 11796: };
[; ;pic18f46j13.h: 11797: } RCREGbits_t;
[; ;pic18f46j13.h: 11798: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f46j13.h: 11807: extern volatile unsigned char SPBRG1 @ 0xFB0;
"11809
[; ;pic18f46j13.h: 11809: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f46j13.h: 11812: extern volatile unsigned char SPBRG @ 0xFB0;
"11814
[; ;pic18f46j13.h: 11814: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f46j13.h: 11817: typedef union {
[; ;pic18f46j13.h: 11818: struct {
[; ;pic18f46j13.h: 11819: unsigned SPBRG1 :8;
[; ;pic18f46j13.h: 11820: };
[; ;pic18f46j13.h: 11821: } SPBRG1bits_t;
[; ;pic18f46j13.h: 11822: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f46j13.h: 11830: typedef union {
[; ;pic18f46j13.h: 11831: struct {
[; ;pic18f46j13.h: 11832: unsigned SPBRG1 :8;
[; ;pic18f46j13.h: 11833: };
[; ;pic18f46j13.h: 11834: } SPBRGbits_t;
[; ;pic18f46j13.h: 11835: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f46j13.h: 11844: extern volatile unsigned char CTMUICON @ 0xFB1;
"11846
[; ;pic18f46j13.h: 11846: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f46j13.h: 11849: typedef union {
[; ;pic18f46j13.h: 11850: struct {
[; ;pic18f46j13.h: 11851: unsigned IRNG :2;
[; ;pic18f46j13.h: 11852: unsigned ITRIM :6;
[; ;pic18f46j13.h: 11853: };
[; ;pic18f46j13.h: 11854: struct {
[; ;pic18f46j13.h: 11855: unsigned IRNG0 :1;
[; ;pic18f46j13.h: 11856: unsigned IRNG1 :1;
[; ;pic18f46j13.h: 11857: unsigned ITRIM0 :1;
[; ;pic18f46j13.h: 11858: unsigned ITRIM1 :1;
[; ;pic18f46j13.h: 11859: unsigned ITRIM2 :1;
[; ;pic18f46j13.h: 11860: unsigned ITRIM3 :1;
[; ;pic18f46j13.h: 11861: unsigned ITRIM4 :1;
[; ;pic18f46j13.h: 11862: unsigned ITRIM5 :1;
[; ;pic18f46j13.h: 11863: };
[; ;pic18f46j13.h: 11864: } CTMUICONbits_t;
[; ;pic18f46j13.h: 11865: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f46j13.h: 11919: extern volatile unsigned char CTMUCONL @ 0xFB2;
"11921
[; ;pic18f46j13.h: 11921: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f46j13.h: 11924: typedef union {
[; ;pic18f46j13.h: 11925: struct {
[; ;pic18f46j13.h: 11926: unsigned EDG1STAT :1;
[; ;pic18f46j13.h: 11927: unsigned EDG2STAT :1;
[; ;pic18f46j13.h: 11928: unsigned EDG1SEL0 :1;
[; ;pic18f46j13.h: 11929: unsigned EDG1SEL1 :1;
[; ;pic18f46j13.h: 11930: unsigned EDG1POL :1;
[; ;pic18f46j13.h: 11931: unsigned EDG2SEL0 :1;
[; ;pic18f46j13.h: 11932: unsigned EDG2SEL1 :1;
[; ;pic18f46j13.h: 11933: unsigned EDG2POL :1;
[; ;pic18f46j13.h: 11934: };
[; ;pic18f46j13.h: 11935: } CTMUCONLbits_t;
[; ;pic18f46j13.h: 11936: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f46j13.h: 11980: extern volatile unsigned char CTMUCONH @ 0xFB3;
"11982
[; ;pic18f46j13.h: 11982: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f46j13.h: 11985: typedef union {
[; ;pic18f46j13.h: 11986: struct {
[; ;pic18f46j13.h: 11987: unsigned CTTRIG :1;
[; ;pic18f46j13.h: 11988: unsigned IDISSEN :1;
[; ;pic18f46j13.h: 11989: unsigned EDGSEQEN :1;
[; ;pic18f46j13.h: 11990: unsigned EDGEN :1;
[; ;pic18f46j13.h: 11991: unsigned TGEN :1;
[; ;pic18f46j13.h: 11992: unsigned CTMUSIDL :1;
[; ;pic18f46j13.h: 11993: unsigned :1;
[; ;pic18f46j13.h: 11994: unsigned CTMUEN :1;
[; ;pic18f46j13.h: 11995: };
[; ;pic18f46j13.h: 11996: } CTMUCONHbits_t;
[; ;pic18f46j13.h: 11997: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f46j13.h: 12036: extern volatile unsigned char CCP2CON @ 0xFB4;
"12038
[; ;pic18f46j13.h: 12038: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f46j13.h: 12041: extern volatile unsigned char ECCP2CON @ 0xFB4;
"12043
[; ;pic18f46j13.h: 12043: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f46j13.h: 12046: typedef union {
[; ;pic18f46j13.h: 12047: struct {
[; ;pic18f46j13.h: 12048: unsigned CCP2M :4;
[; ;pic18f46j13.h: 12049: unsigned DC2B :2;
[; ;pic18f46j13.h: 12050: unsigned P2M :2;
[; ;pic18f46j13.h: 12051: };
[; ;pic18f46j13.h: 12052: struct {
[; ;pic18f46j13.h: 12053: unsigned CCP2M0 :1;
[; ;pic18f46j13.h: 12054: unsigned CCP2M1 :1;
[; ;pic18f46j13.h: 12055: unsigned CCP2M2 :1;
[; ;pic18f46j13.h: 12056: unsigned CCP2M3 :1;
[; ;pic18f46j13.h: 12057: unsigned DC2B0 :1;
[; ;pic18f46j13.h: 12058: unsigned DC2B1 :1;
[; ;pic18f46j13.h: 12059: unsigned P2M0 :1;
[; ;pic18f46j13.h: 12060: unsigned P2M1 :1;
[; ;pic18f46j13.h: 12061: };
[; ;pic18f46j13.h: 12062: struct {
[; ;pic18f46j13.h: 12063: unsigned :4;
[; ;pic18f46j13.h: 12064: unsigned CCP2Y :1;
[; ;pic18f46j13.h: 12065: unsigned CCP2X :1;
[; ;pic18f46j13.h: 12066: };
[; ;pic18f46j13.h: 12067: } CCP2CONbits_t;
[; ;pic18f46j13.h: 12068: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f46j13.h: 12136: typedef union {
[; ;pic18f46j13.h: 12137: struct {
[; ;pic18f46j13.h: 12138: unsigned CCP2M :4;
[; ;pic18f46j13.h: 12139: unsigned DC2B :2;
[; ;pic18f46j13.h: 12140: unsigned P2M :2;
[; ;pic18f46j13.h: 12141: };
[; ;pic18f46j13.h: 12142: struct {
[; ;pic18f46j13.h: 12143: unsigned CCP2M0 :1;
[; ;pic18f46j13.h: 12144: unsigned CCP2M1 :1;
[; ;pic18f46j13.h: 12145: unsigned CCP2M2 :1;
[; ;pic18f46j13.h: 12146: unsigned CCP2M3 :1;
[; ;pic18f46j13.h: 12147: unsigned DC2B0 :1;
[; ;pic18f46j13.h: 12148: unsigned DC2B1 :1;
[; ;pic18f46j13.h: 12149: unsigned P2M0 :1;
[; ;pic18f46j13.h: 12150: unsigned P2M1 :1;
[; ;pic18f46j13.h: 12151: };
[; ;pic18f46j13.h: 12152: struct {
[; ;pic18f46j13.h: 12153: unsigned :4;
[; ;pic18f46j13.h: 12154: unsigned CCP2Y :1;
[; ;pic18f46j13.h: 12155: unsigned CCP2X :1;
[; ;pic18f46j13.h: 12156: };
[; ;pic18f46j13.h: 12157: } ECCP2CONbits_t;
[; ;pic18f46j13.h: 12158: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f46j13.h: 12227: extern volatile unsigned short CCPR2 @ 0xFB5;
"12229
[; ;pic18f46j13.h: 12229: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f46j13.h: 12233: extern volatile unsigned char CCPR2L @ 0xFB5;
"12235
[; ;pic18f46j13.h: 12235: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f46j13.h: 12238: typedef union {
[; ;pic18f46j13.h: 12239: struct {
[; ;pic18f46j13.h: 12240: unsigned CCPR2L :8;
[; ;pic18f46j13.h: 12241: };
[; ;pic18f46j13.h: 12242: } CCPR2Lbits_t;
[; ;pic18f46j13.h: 12243: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f46j13.h: 12252: extern volatile unsigned char CCPR2H @ 0xFB6;
"12254
[; ;pic18f46j13.h: 12254: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f46j13.h: 12257: typedef union {
[; ;pic18f46j13.h: 12258: struct {
[; ;pic18f46j13.h: 12259: unsigned CCPR2H :8;
[; ;pic18f46j13.h: 12260: };
[; ;pic18f46j13.h: 12261: } CCPR2Hbits_t;
[; ;pic18f46j13.h: 12262: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f46j13.h: 12271: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"12273
[; ;pic18f46j13.h: 12273: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f46j13.h: 12276: extern volatile unsigned char PWM2CON @ 0xFB7;
"12278
[; ;pic18f46j13.h: 12278: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f46j13.h: 12281: typedef union {
[; ;pic18f46j13.h: 12282: struct {
[; ;pic18f46j13.h: 12283: unsigned P2DC :7;
[; ;pic18f46j13.h: 12284: unsigned P2RSEN :1;
[; ;pic18f46j13.h: 12285: };
[; ;pic18f46j13.h: 12286: struct {
[; ;pic18f46j13.h: 12287: unsigned P2DC0 :1;
[; ;pic18f46j13.h: 12288: unsigned P2DC1 :1;
[; ;pic18f46j13.h: 12289: unsigned P2DC2 :1;
[; ;pic18f46j13.h: 12290: unsigned P2DC3 :1;
[; ;pic18f46j13.h: 12291: unsigned P2DC4 :1;
[; ;pic18f46j13.h: 12292: unsigned P2DC5 :1;
[; ;pic18f46j13.h: 12293: unsigned P2DC6 :1;
[; ;pic18f46j13.h: 12294: };
[; ;pic18f46j13.h: 12295: } ECCP2DELbits_t;
[; ;pic18f46j13.h: 12296: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f46j13.h: 12344: typedef union {
[; ;pic18f46j13.h: 12345: struct {
[; ;pic18f46j13.h: 12346: unsigned P2DC :7;
[; ;pic18f46j13.h: 12347: unsigned P2RSEN :1;
[; ;pic18f46j13.h: 12348: };
[; ;pic18f46j13.h: 12349: struct {
[; ;pic18f46j13.h: 12350: unsigned P2DC0 :1;
[; ;pic18f46j13.h: 12351: unsigned P2DC1 :1;
[; ;pic18f46j13.h: 12352: unsigned P2DC2 :1;
[; ;pic18f46j13.h: 12353: unsigned P2DC3 :1;
[; ;pic18f46j13.h: 12354: unsigned P2DC4 :1;
[; ;pic18f46j13.h: 12355: unsigned P2DC5 :1;
[; ;pic18f46j13.h: 12356: unsigned P2DC6 :1;
[; ;pic18f46j13.h: 12357: };
[; ;pic18f46j13.h: 12358: } PWM2CONbits_t;
[; ;pic18f46j13.h: 12359: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f46j13.h: 12408: extern volatile unsigned char ECCP2AS @ 0xFB8;
"12410
[; ;pic18f46j13.h: 12410: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f46j13.h: 12413: typedef union {
[; ;pic18f46j13.h: 12414: struct {
[; ;pic18f46j13.h: 12415: unsigned PSS2BD :2;
[; ;pic18f46j13.h: 12416: unsigned PSS2AC :2;
[; ;pic18f46j13.h: 12417: unsigned ECCP2AS :3;
[; ;pic18f46j13.h: 12418: unsigned ECCP2ASE :1;
[; ;pic18f46j13.h: 12419: };
[; ;pic18f46j13.h: 12420: struct {
[; ;pic18f46j13.h: 12421: unsigned PSS2BD0 :1;
[; ;pic18f46j13.h: 12422: unsigned PSS2BD1 :1;
[; ;pic18f46j13.h: 12423: unsigned PSS2AC0 :1;
[; ;pic18f46j13.h: 12424: unsigned PSS2AC1 :1;
[; ;pic18f46j13.h: 12425: unsigned ECCP2AS0 :1;
[; ;pic18f46j13.h: 12426: unsigned ECCP2AS1 :1;
[; ;pic18f46j13.h: 12427: unsigned ECCP2AS2 :1;
[; ;pic18f46j13.h: 12428: };
[; ;pic18f46j13.h: 12429: } ECCP2ASbits_t;
[; ;pic18f46j13.h: 12430: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f46j13.h: 12489: extern volatile unsigned char PSTR2CON @ 0xFB9;
"12491
[; ;pic18f46j13.h: 12491: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f46j13.h: 12494: typedef union {
[; ;pic18f46j13.h: 12495: struct {
[; ;pic18f46j13.h: 12496: unsigned STRA :1;
[; ;pic18f46j13.h: 12497: unsigned STRB :1;
[; ;pic18f46j13.h: 12498: unsigned STRC :1;
[; ;pic18f46j13.h: 12499: unsigned STRD :1;
[; ;pic18f46j13.h: 12500: unsigned STRSYNC :1;
[; ;pic18f46j13.h: 12501: unsigned :1;
[; ;pic18f46j13.h: 12502: unsigned CMPL0 :1;
[; ;pic18f46j13.h: 12503: unsigned CMPL1 :1;
[; ;pic18f46j13.h: 12504: };
[; ;pic18f46j13.h: 12505: struct {
[; ;pic18f46j13.h: 12506: unsigned P2DC0 :1;
[; ;pic18f46j13.h: 12507: unsigned P2DC1 :1;
[; ;pic18f46j13.h: 12508: unsigned P2DC2 :1;
[; ;pic18f46j13.h: 12509: unsigned P2DC3 :1;
[; ;pic18f46j13.h: 12510: unsigned P2DC4 :1;
[; ;pic18f46j13.h: 12511: unsigned P2DC5 :1;
[; ;pic18f46j13.h: 12512: unsigned P2DC6 :1;
[; ;pic18f46j13.h: 12513: };
[; ;pic18f46j13.h: 12514: struct {
[; ;pic18f46j13.h: 12515: unsigned :6;
[; ;pic18f46j13.h: 12516: unsigned CMPL02 :1;
[; ;pic18f46j13.h: 12517: };
[; ;pic18f46j13.h: 12518: struct {
[; ;pic18f46j13.h: 12519: unsigned :7;
[; ;pic18f46j13.h: 12520: unsigned CMPL12 :1;
[; ;pic18f46j13.h: 12521: };
[; ;pic18f46j13.h: 12522: struct {
[; ;pic18f46j13.h: 12523: unsigned P2DC02 :1;
[; ;pic18f46j13.h: 12524: };
[; ;pic18f46j13.h: 12525: struct {
[; ;pic18f46j13.h: 12526: unsigned P2DC0CON :1;
[; ;pic18f46j13.h: 12527: };
[; ;pic18f46j13.h: 12528: struct {
[; ;pic18f46j13.h: 12529: unsigned :1;
[; ;pic18f46j13.h: 12530: unsigned P2DC12 :1;
[; ;pic18f46j13.h: 12531: };
[; ;pic18f46j13.h: 12532: struct {
[; ;pic18f46j13.h: 12533: unsigned :1;
[; ;pic18f46j13.h: 12534: unsigned P2DC1CON :1;
[; ;pic18f46j13.h: 12535: };
[; ;pic18f46j13.h: 12536: struct {
[; ;pic18f46j13.h: 12537: unsigned :2;
[; ;pic18f46j13.h: 12538: unsigned P2DC22 :1;
[; ;pic18f46j13.h: 12539: };
[; ;pic18f46j13.h: 12540: struct {
[; ;pic18f46j13.h: 12541: unsigned :2;
[; ;pic18f46j13.h: 12542: unsigned P2DC2CON :1;
[; ;pic18f46j13.h: 12543: };
[; ;pic18f46j13.h: 12544: struct {
[; ;pic18f46j13.h: 12545: unsigned :3;
[; ;pic18f46j13.h: 12546: unsigned P2DC32 :1;
[; ;pic18f46j13.h: 12547: };
[; ;pic18f46j13.h: 12548: struct {
[; ;pic18f46j13.h: 12549: unsigned :3;
[; ;pic18f46j13.h: 12550: unsigned P2DC3CON :1;
[; ;pic18f46j13.h: 12551: };
[; ;pic18f46j13.h: 12552: struct {
[; ;pic18f46j13.h: 12553: unsigned :4;
[; ;pic18f46j13.h: 12554: unsigned P2DC42 :1;
[; ;pic18f46j13.h: 12555: };
[; ;pic18f46j13.h: 12556: struct {
[; ;pic18f46j13.h: 12557: unsigned :4;
[; ;pic18f46j13.h: 12558: unsigned P2DC4CON :1;
[; ;pic18f46j13.h: 12559: };
[; ;pic18f46j13.h: 12560: struct {
[; ;pic18f46j13.h: 12561: unsigned :5;
[; ;pic18f46j13.h: 12562: unsigned P2DC52 :1;
[; ;pic18f46j13.h: 12563: };
[; ;pic18f46j13.h: 12564: struct {
[; ;pic18f46j13.h: 12565: unsigned :5;
[; ;pic18f46j13.h: 12566: unsigned P2DC5CON :1;
[; ;pic18f46j13.h: 12567: };
[; ;pic18f46j13.h: 12568: struct {
[; ;pic18f46j13.h: 12569: unsigned :6;
[; ;pic18f46j13.h: 12570: unsigned P2DC62 :1;
[; ;pic18f46j13.h: 12571: };
[; ;pic18f46j13.h: 12572: struct {
[; ;pic18f46j13.h: 12573: unsigned :6;
[; ;pic18f46j13.h: 12574: unsigned P2DC6CON :1;
[; ;pic18f46j13.h: 12575: };
[; ;pic18f46j13.h: 12576: struct {
[; ;pic18f46j13.h: 12577: unsigned STRA2 :1;
[; ;pic18f46j13.h: 12578: };
[; ;pic18f46j13.h: 12579: struct {
[; ;pic18f46j13.h: 12580: unsigned :1;
[; ;pic18f46j13.h: 12581: unsigned STRB2 :1;
[; ;pic18f46j13.h: 12582: };
[; ;pic18f46j13.h: 12583: struct {
[; ;pic18f46j13.h: 12584: unsigned :2;
[; ;pic18f46j13.h: 12585: unsigned STRC2 :1;
[; ;pic18f46j13.h: 12586: };
[; ;pic18f46j13.h: 12587: struct {
[; ;pic18f46j13.h: 12588: unsigned :3;
[; ;pic18f46j13.h: 12589: unsigned STRD2 :1;
[; ;pic18f46j13.h: 12590: };
[; ;pic18f46j13.h: 12591: struct {
[; ;pic18f46j13.h: 12592: unsigned :4;
[; ;pic18f46j13.h: 12593: unsigned STRSYNC2 :1;
[; ;pic18f46j13.h: 12594: };
[; ;pic18f46j13.h: 12595: } PSTR2CONbits_t;
[; ;pic18f46j13.h: 12596: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f46j13.h: 12775: extern volatile unsigned char CCP1CON @ 0xFBA;
"12777
[; ;pic18f46j13.h: 12777: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f46j13.h: 12780: extern volatile unsigned char ECCP1CON @ 0xFBA;
"12782
[; ;pic18f46j13.h: 12782: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f46j13.h: 12785: typedef union {
[; ;pic18f46j13.h: 12786: struct {
[; ;pic18f46j13.h: 12787: unsigned CCP1M :4;
[; ;pic18f46j13.h: 12788: unsigned DC1B :2;
[; ;pic18f46j13.h: 12789: unsigned P1M :2;
[; ;pic18f46j13.h: 12790: };
[; ;pic18f46j13.h: 12791: struct {
[; ;pic18f46j13.h: 12792: unsigned CCP1M0 :1;
[; ;pic18f46j13.h: 12793: unsigned CCP1M1 :1;
[; ;pic18f46j13.h: 12794: unsigned CCP1M2 :1;
[; ;pic18f46j13.h: 12795: unsigned CCP1M3 :1;
[; ;pic18f46j13.h: 12796: unsigned DC1B0 :1;
[; ;pic18f46j13.h: 12797: unsigned DC1B1 :1;
[; ;pic18f46j13.h: 12798: unsigned P1M0 :1;
[; ;pic18f46j13.h: 12799: unsigned P1M1 :1;
[; ;pic18f46j13.h: 12800: };
[; ;pic18f46j13.h: 12801: struct {
[; ;pic18f46j13.h: 12802: unsigned :4;
[; ;pic18f46j13.h: 12803: unsigned CCP1Y :1;
[; ;pic18f46j13.h: 12804: unsigned CCP1X :1;
[; ;pic18f46j13.h: 12805: };
[; ;pic18f46j13.h: 12806: } CCP1CONbits_t;
[; ;pic18f46j13.h: 12807: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f46j13.h: 12875: typedef union {
[; ;pic18f46j13.h: 12876: struct {
[; ;pic18f46j13.h: 12877: unsigned CCP1M :4;
[; ;pic18f46j13.h: 12878: unsigned DC1B :2;
[; ;pic18f46j13.h: 12879: unsigned P1M :2;
[; ;pic18f46j13.h: 12880: };
[; ;pic18f46j13.h: 12881: struct {
[; ;pic18f46j13.h: 12882: unsigned CCP1M0 :1;
[; ;pic18f46j13.h: 12883: unsigned CCP1M1 :1;
[; ;pic18f46j13.h: 12884: unsigned CCP1M2 :1;
[; ;pic18f46j13.h: 12885: unsigned CCP1M3 :1;
[; ;pic18f46j13.h: 12886: unsigned DC1B0 :1;
[; ;pic18f46j13.h: 12887: unsigned DC1B1 :1;
[; ;pic18f46j13.h: 12888: unsigned P1M0 :1;
[; ;pic18f46j13.h: 12889: unsigned P1M1 :1;
[; ;pic18f46j13.h: 12890: };
[; ;pic18f46j13.h: 12891: struct {
[; ;pic18f46j13.h: 12892: unsigned :4;
[; ;pic18f46j13.h: 12893: unsigned CCP1Y :1;
[; ;pic18f46j13.h: 12894: unsigned CCP1X :1;
[; ;pic18f46j13.h: 12895: };
[; ;pic18f46j13.h: 12896: } ECCP1CONbits_t;
[; ;pic18f46j13.h: 12897: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f46j13.h: 12966: extern volatile unsigned short CCPR1 @ 0xFBB;
"12968
[; ;pic18f46j13.h: 12968: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f46j13.h: 12972: extern volatile unsigned char CCPR1L @ 0xFBB;
"12974
[; ;pic18f46j13.h: 12974: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f46j13.h: 12977: typedef union {
[; ;pic18f46j13.h: 12978: struct {
[; ;pic18f46j13.h: 12979: unsigned CCPR1L :8;
[; ;pic18f46j13.h: 12980: };
[; ;pic18f46j13.h: 12981: } CCPR1Lbits_t;
[; ;pic18f46j13.h: 12982: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f46j13.h: 12991: extern volatile unsigned char CCPR1H @ 0xFBC;
"12993
[; ;pic18f46j13.h: 12993: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f46j13.h: 12996: typedef union {
[; ;pic18f46j13.h: 12997: struct {
[; ;pic18f46j13.h: 12998: unsigned CCPR1H :8;
[; ;pic18f46j13.h: 12999: };
[; ;pic18f46j13.h: 13000: } CCPR1Hbits_t;
[; ;pic18f46j13.h: 13001: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f46j13.h: 13010: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"13012
[; ;pic18f46j13.h: 13012: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f46j13.h: 13015: extern volatile unsigned char PWM1CON @ 0xFBD;
"13017
[; ;pic18f46j13.h: 13017: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f46j13.h: 13020: typedef union {
[; ;pic18f46j13.h: 13021: struct {
[; ;pic18f46j13.h: 13022: unsigned P1DC :7;
[; ;pic18f46j13.h: 13023: unsigned P1RSEN :1;
[; ;pic18f46j13.h: 13024: };
[; ;pic18f46j13.h: 13025: struct {
[; ;pic18f46j13.h: 13026: unsigned P1DC0 :1;
[; ;pic18f46j13.h: 13027: unsigned P1DC1 :1;
[; ;pic18f46j13.h: 13028: unsigned P1DC2 :1;
[; ;pic18f46j13.h: 13029: unsigned P1DC3 :1;
[; ;pic18f46j13.h: 13030: unsigned P1DC4 :1;
[; ;pic18f46j13.h: 13031: unsigned P1DC5 :1;
[; ;pic18f46j13.h: 13032: unsigned P1DC6 :1;
[; ;pic18f46j13.h: 13033: };
[; ;pic18f46j13.h: 13034: } ECCP1DELbits_t;
[; ;pic18f46j13.h: 13035: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f46j13.h: 13083: typedef union {
[; ;pic18f46j13.h: 13084: struct {
[; ;pic18f46j13.h: 13085: unsigned P1DC :7;
[; ;pic18f46j13.h: 13086: unsigned P1RSEN :1;
[; ;pic18f46j13.h: 13087: };
[; ;pic18f46j13.h: 13088: struct {
[; ;pic18f46j13.h: 13089: unsigned P1DC0 :1;
[; ;pic18f46j13.h: 13090: unsigned P1DC1 :1;
[; ;pic18f46j13.h: 13091: unsigned P1DC2 :1;
[; ;pic18f46j13.h: 13092: unsigned P1DC3 :1;
[; ;pic18f46j13.h: 13093: unsigned P1DC4 :1;
[; ;pic18f46j13.h: 13094: unsigned P1DC5 :1;
[; ;pic18f46j13.h: 13095: unsigned P1DC6 :1;
[; ;pic18f46j13.h: 13096: };
[; ;pic18f46j13.h: 13097: } PWM1CONbits_t;
[; ;pic18f46j13.h: 13098: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f46j13.h: 13147: extern volatile unsigned char ECCP1AS @ 0xFBE;
"13149
[; ;pic18f46j13.h: 13149: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f46j13.h: 13152: typedef union {
[; ;pic18f46j13.h: 13153: struct {
[; ;pic18f46j13.h: 13154: unsigned PSS1BD :2;
[; ;pic18f46j13.h: 13155: unsigned PSS1AC :2;
[; ;pic18f46j13.h: 13156: unsigned ECCP1AS :3;
[; ;pic18f46j13.h: 13157: unsigned ECCP1ASE :1;
[; ;pic18f46j13.h: 13158: };
[; ;pic18f46j13.h: 13159: struct {
[; ;pic18f46j13.h: 13160: unsigned PSS1BD0 :1;
[; ;pic18f46j13.h: 13161: unsigned PSS1BD1 :1;
[; ;pic18f46j13.h: 13162: unsigned PSS1AC0 :1;
[; ;pic18f46j13.h: 13163: unsigned PSS1AC1 :1;
[; ;pic18f46j13.h: 13164: unsigned ECCP1AS0 :1;
[; ;pic18f46j13.h: 13165: unsigned ECCP1AS1 :1;
[; ;pic18f46j13.h: 13166: unsigned ECCP1AS2 :1;
[; ;pic18f46j13.h: 13167: };
[; ;pic18f46j13.h: 13168: } ECCP1ASbits_t;
[; ;pic18f46j13.h: 13169: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f46j13.h: 13228: extern volatile unsigned char PSTR1CON @ 0xFBF;
"13230
[; ;pic18f46j13.h: 13230: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f46j13.h: 13233: typedef union {
[; ;pic18f46j13.h: 13234: struct {
[; ;pic18f46j13.h: 13235: unsigned STRA :1;
[; ;pic18f46j13.h: 13236: unsigned STRB :1;
[; ;pic18f46j13.h: 13237: unsigned STRC :1;
[; ;pic18f46j13.h: 13238: unsigned STRD :1;
[; ;pic18f46j13.h: 13239: unsigned STRSYNC :1;
[; ;pic18f46j13.h: 13240: unsigned :1;
[; ;pic18f46j13.h: 13241: unsigned CMPL0 :1;
[; ;pic18f46j13.h: 13242: unsigned CMPL1 :1;
[; ;pic18f46j13.h: 13243: };
[; ;pic18f46j13.h: 13244: } PSTR1CONbits_t;
[; ;pic18f46j13.h: 13245: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f46j13.h: 13284: extern volatile unsigned char WDTCON @ 0xFC0;
"13286
[; ;pic18f46j13.h: 13286: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f46j13.h: 13289: typedef union {
[; ;pic18f46j13.h: 13290: struct {
[; ;pic18f46j13.h: 13291: unsigned SWDTEN :1;
[; ;pic18f46j13.h: 13292: unsigned ULPSINK :1;
[; ;pic18f46j13.h: 13293: unsigned ULPEN :1;
[; ;pic18f46j13.h: 13294: unsigned DS :1;
[; ;pic18f46j13.h: 13295: unsigned VBGOE :1;
[; ;pic18f46j13.h: 13296: unsigned ULPLVL :1;
[; ;pic18f46j13.h: 13297: unsigned LVDSTAT :1;
[; ;pic18f46j13.h: 13298: unsigned REGSLP :1;
[; ;pic18f46j13.h: 13299: };
[; ;pic18f46j13.h: 13300: struct {
[; ;pic18f46j13.h: 13301: unsigned SWDTE :1;
[; ;pic18f46j13.h: 13302: };
[; ;pic18f46j13.h: 13303: } WDTCONbits_t;
[; ;pic18f46j13.h: 13304: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f46j13.h: 13353: extern volatile unsigned char ADCON1 @ 0xFC1;
"13355
[; ;pic18f46j13.h: 13355: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f46j13.h: 13358: typedef union {
[; ;pic18f46j13.h: 13359: struct {
[; ;pic18f46j13.h: 13360: unsigned ADCS :3;
[; ;pic18f46j13.h: 13361: unsigned ACQT :3;
[; ;pic18f46j13.h: 13362: unsigned ADCAL :1;
[; ;pic18f46j13.h: 13363: unsigned ADFM :1;
[; ;pic18f46j13.h: 13364: };
[; ;pic18f46j13.h: 13365: struct {
[; ;pic18f46j13.h: 13366: unsigned ADCS0 :1;
[; ;pic18f46j13.h: 13367: unsigned ADCS1 :1;
[; ;pic18f46j13.h: 13368: unsigned ADCS2 :1;
[; ;pic18f46j13.h: 13369: unsigned ACQT0 :1;
[; ;pic18f46j13.h: 13370: unsigned ACQT1 :1;
[; ;pic18f46j13.h: 13371: unsigned ACQT2 :1;
[; ;pic18f46j13.h: 13372: };
[; ;pic18f46j13.h: 13373: struct {
[; ;pic18f46j13.h: 13374: unsigned :3;
[; ;pic18f46j13.h: 13375: unsigned CHSN3 :1;
[; ;pic18f46j13.h: 13376: };
[; ;pic18f46j13.h: 13377: struct {
[; ;pic18f46j13.h: 13378: unsigned :4;
[; ;pic18f46j13.h: 13379: unsigned VCFG01 :1;
[; ;pic18f46j13.h: 13380: };
[; ;pic18f46j13.h: 13381: struct {
[; ;pic18f46j13.h: 13382: unsigned :5;
[; ;pic18f46j13.h: 13383: unsigned VCFG11 :1;
[; ;pic18f46j13.h: 13384: };
[; ;pic18f46j13.h: 13385: } ADCON1bits_t;
[; ;pic18f46j13.h: 13386: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f46j13.h: 13455: extern volatile unsigned char ADCON0 @ 0xFC2;
"13457
[; ;pic18f46j13.h: 13457: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f46j13.h: 13460: typedef union {
[; ;pic18f46j13.h: 13461: struct {
[; ;pic18f46j13.h: 13462: unsigned :1;
[; ;pic18f46j13.h: 13463: unsigned GO_NOT_DONE :1;
[; ;pic18f46j13.h: 13464: };
[; ;pic18f46j13.h: 13465: struct {
[; ;pic18f46j13.h: 13466: unsigned ADON :1;
[; ;pic18f46j13.h: 13467: unsigned GO_nDONE :1;
[; ;pic18f46j13.h: 13468: unsigned CHS :4;
[; ;pic18f46j13.h: 13469: unsigned VCFG :2;
[; ;pic18f46j13.h: 13470: };
[; ;pic18f46j13.h: 13471: struct {
[; ;pic18f46j13.h: 13472: unsigned :1;
[; ;pic18f46j13.h: 13473: unsigned GO_DONE :1;
[; ;pic18f46j13.h: 13474: unsigned CHS0 :1;
[; ;pic18f46j13.h: 13475: unsigned CHS1 :1;
[; ;pic18f46j13.h: 13476: unsigned CHS2 :1;
[; ;pic18f46j13.h: 13477: unsigned CHS3 :1;
[; ;pic18f46j13.h: 13478: unsigned VCFG0 :1;
[; ;pic18f46j13.h: 13479: unsigned VCFG1 :1;
[; ;pic18f46j13.h: 13480: };
[; ;pic18f46j13.h: 13481: struct {
[; ;pic18f46j13.h: 13482: unsigned :1;
[; ;pic18f46j13.h: 13483: unsigned DONE :1;
[; ;pic18f46j13.h: 13484: };
[; ;pic18f46j13.h: 13485: struct {
[; ;pic18f46j13.h: 13486: unsigned :1;
[; ;pic18f46j13.h: 13487: unsigned GO :1;
[; ;pic18f46j13.h: 13488: };
[; ;pic18f46j13.h: 13489: struct {
[; ;pic18f46j13.h: 13490: unsigned :1;
[; ;pic18f46j13.h: 13491: unsigned NOT_DONE :1;
[; ;pic18f46j13.h: 13492: };
[; ;pic18f46j13.h: 13493: struct {
[; ;pic18f46j13.h: 13494: unsigned :1;
[; ;pic18f46j13.h: 13495: unsigned nDONE :1;
[; ;pic18f46j13.h: 13496: };
[; ;pic18f46j13.h: 13497: struct {
[; ;pic18f46j13.h: 13498: unsigned :7;
[; ;pic18f46j13.h: 13499: unsigned ADCAL :1;
[; ;pic18f46j13.h: 13500: };
[; ;pic18f46j13.h: 13501: struct {
[; ;pic18f46j13.h: 13502: unsigned :1;
[; ;pic18f46j13.h: 13503: unsigned GODONE :1;
[; ;pic18f46j13.h: 13504: };
[; ;pic18f46j13.h: 13505: } ADCON0bits_t;
[; ;pic18f46j13.h: 13506: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f46j13.h: 13600: extern volatile unsigned short ADRES @ 0xFC3;
"13602
[; ;pic18f46j13.h: 13602: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f46j13.h: 13606: extern volatile unsigned char ADRESL @ 0xFC3;
"13608
[; ;pic18f46j13.h: 13608: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f46j13.h: 13611: typedef union {
[; ;pic18f46j13.h: 13612: struct {
[; ;pic18f46j13.h: 13613: unsigned ADRESL :8;
[; ;pic18f46j13.h: 13614: };
[; ;pic18f46j13.h: 13615: } ADRESLbits_t;
[; ;pic18f46j13.h: 13616: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f46j13.h: 13625: extern volatile unsigned char ADRESH @ 0xFC4;
"13627
[; ;pic18f46j13.h: 13627: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f46j13.h: 13630: typedef union {
[; ;pic18f46j13.h: 13631: struct {
[; ;pic18f46j13.h: 13632: unsigned ADRESH :8;
[; ;pic18f46j13.h: 13633: };
[; ;pic18f46j13.h: 13634: } ADRESHbits_t;
[; ;pic18f46j13.h: 13635: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f46j13.h: 13644: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13646
[; ;pic18f46j13.h: 13646: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f46j13.h: 13649: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13651
[; ;pic18f46j13.h: 13651: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f46j13.h: 13654: typedef union {
[; ;pic18f46j13.h: 13655: struct {
[; ;pic18f46j13.h: 13656: unsigned SEN :1;
[; ;pic18f46j13.h: 13657: unsigned RSEN :1;
[; ;pic18f46j13.h: 13658: unsigned PEN :1;
[; ;pic18f46j13.h: 13659: unsigned RCEN :1;
[; ;pic18f46j13.h: 13660: unsigned ACKEN :1;
[; ;pic18f46j13.h: 13661: unsigned ACKDT :1;
[; ;pic18f46j13.h: 13662: unsigned ACKSTAT :1;
[; ;pic18f46j13.h: 13663: unsigned GCEN :1;
[; ;pic18f46j13.h: 13664: };
[; ;pic18f46j13.h: 13665: struct {
[; ;pic18f46j13.h: 13666: unsigned :1;
[; ;pic18f46j13.h: 13667: unsigned ADMSK1 :1;
[; ;pic18f46j13.h: 13668: unsigned ADMSK2 :1;
[; ;pic18f46j13.h: 13669: unsigned ADMSK3 :1;
[; ;pic18f46j13.h: 13670: unsigned ADMSK4 :1;
[; ;pic18f46j13.h: 13671: unsigned ADMSK5 :1;
[; ;pic18f46j13.h: 13672: };
[; ;pic18f46j13.h: 13673: struct {
[; ;pic18f46j13.h: 13674: unsigned :5;
[; ;pic18f46j13.h: 13675: unsigned ACKDT1 :1;
[; ;pic18f46j13.h: 13676: };
[; ;pic18f46j13.h: 13677: struct {
[; ;pic18f46j13.h: 13678: unsigned :4;
[; ;pic18f46j13.h: 13679: unsigned ACKEN1 :1;
[; ;pic18f46j13.h: 13680: };
[; ;pic18f46j13.h: 13681: struct {
[; ;pic18f46j13.h: 13682: unsigned :6;
[; ;pic18f46j13.h: 13683: unsigned ACKSTAT1 :1;
[; ;pic18f46j13.h: 13684: };
[; ;pic18f46j13.h: 13685: struct {
[; ;pic18f46j13.h: 13686: unsigned :1;
[; ;pic18f46j13.h: 13687: unsigned ADMSK11 :1;
[; ;pic18f46j13.h: 13688: };
[; ;pic18f46j13.h: 13689: struct {
[; ;pic18f46j13.h: 13690: unsigned :2;
[; ;pic18f46j13.h: 13691: unsigned ADMSK21 :1;
[; ;pic18f46j13.h: 13692: };
[; ;pic18f46j13.h: 13693: struct {
[; ;pic18f46j13.h: 13694: unsigned :3;
[; ;pic18f46j13.h: 13695: unsigned ADMSK31 :1;
[; ;pic18f46j13.h: 13696: };
[; ;pic18f46j13.h: 13697: struct {
[; ;pic18f46j13.h: 13698: unsigned :4;
[; ;pic18f46j13.h: 13699: unsigned ADMSK41 :1;
[; ;pic18f46j13.h: 13700: };
[; ;pic18f46j13.h: 13701: struct {
[; ;pic18f46j13.h: 13702: unsigned :5;
[; ;pic18f46j13.h: 13703: unsigned ADMSK51 :1;
[; ;pic18f46j13.h: 13704: };
[; ;pic18f46j13.h: 13705: struct {
[; ;pic18f46j13.h: 13706: unsigned :7;
[; ;pic18f46j13.h: 13707: unsigned GCEN1 :1;
[; ;pic18f46j13.h: 13708: };
[; ;pic18f46j13.h: 13709: struct {
[; ;pic18f46j13.h: 13710: unsigned :2;
[; ;pic18f46j13.h: 13711: unsigned PEN1 :1;
[; ;pic18f46j13.h: 13712: };
[; ;pic18f46j13.h: 13713: struct {
[; ;pic18f46j13.h: 13714: unsigned :3;
[; ;pic18f46j13.h: 13715: unsigned RCEN1 :1;
[; ;pic18f46j13.h: 13716: };
[; ;pic18f46j13.h: 13717: struct {
[; ;pic18f46j13.h: 13718: unsigned :1;
[; ;pic18f46j13.h: 13719: unsigned RSEN1 :1;
[; ;pic18f46j13.h: 13720: };
[; ;pic18f46j13.h: 13721: struct {
[; ;pic18f46j13.h: 13722: unsigned SEN1 :1;
[; ;pic18f46j13.h: 13723: };
[; ;pic18f46j13.h: 13724: } SSP1CON2bits_t;
[; ;pic18f46j13.h: 13725: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f46j13.h: 13858: typedef union {
[; ;pic18f46j13.h: 13859: struct {
[; ;pic18f46j13.h: 13860: unsigned SEN :1;
[; ;pic18f46j13.h: 13861: unsigned RSEN :1;
[; ;pic18f46j13.h: 13862: unsigned PEN :1;
[; ;pic18f46j13.h: 13863: unsigned RCEN :1;
[; ;pic18f46j13.h: 13864: unsigned ACKEN :1;
[; ;pic18f46j13.h: 13865: unsigned ACKDT :1;
[; ;pic18f46j13.h: 13866: unsigned ACKSTAT :1;
[; ;pic18f46j13.h: 13867: unsigned GCEN :1;
[; ;pic18f46j13.h: 13868: };
[; ;pic18f46j13.h: 13869: struct {
[; ;pic18f46j13.h: 13870: unsigned :1;
[; ;pic18f46j13.h: 13871: unsigned ADMSK1 :1;
[; ;pic18f46j13.h: 13872: unsigned ADMSK2 :1;
[; ;pic18f46j13.h: 13873: unsigned ADMSK3 :1;
[; ;pic18f46j13.h: 13874: unsigned ADMSK4 :1;
[; ;pic18f46j13.h: 13875: unsigned ADMSK5 :1;
[; ;pic18f46j13.h: 13876: };
[; ;pic18f46j13.h: 13877: struct {
[; ;pic18f46j13.h: 13878: unsigned :5;
[; ;pic18f46j13.h: 13879: unsigned ACKDT1 :1;
[; ;pic18f46j13.h: 13880: };
[; ;pic18f46j13.h: 13881: struct {
[; ;pic18f46j13.h: 13882: unsigned :4;
[; ;pic18f46j13.h: 13883: unsigned ACKEN1 :1;
[; ;pic18f46j13.h: 13884: };
[; ;pic18f46j13.h: 13885: struct {
[; ;pic18f46j13.h: 13886: unsigned :6;
[; ;pic18f46j13.h: 13887: unsigned ACKSTAT1 :1;
[; ;pic18f46j13.h: 13888: };
[; ;pic18f46j13.h: 13889: struct {
[; ;pic18f46j13.h: 13890: unsigned :1;
[; ;pic18f46j13.h: 13891: unsigned ADMSK11 :1;
[; ;pic18f46j13.h: 13892: };
[; ;pic18f46j13.h: 13893: struct {
[; ;pic18f46j13.h: 13894: unsigned :2;
[; ;pic18f46j13.h: 13895: unsigned ADMSK21 :1;
[; ;pic18f46j13.h: 13896: };
[; ;pic18f46j13.h: 13897: struct {
[; ;pic18f46j13.h: 13898: unsigned :3;
[; ;pic18f46j13.h: 13899: unsigned ADMSK31 :1;
[; ;pic18f46j13.h: 13900: };
[; ;pic18f46j13.h: 13901: struct {
[; ;pic18f46j13.h: 13902: unsigned :4;
[; ;pic18f46j13.h: 13903: unsigned ADMSK41 :1;
[; ;pic18f46j13.h: 13904: };
[; ;pic18f46j13.h: 13905: struct {
[; ;pic18f46j13.h: 13906: unsigned :5;
[; ;pic18f46j13.h: 13907: unsigned ADMSK51 :1;
[; ;pic18f46j13.h: 13908: };
[; ;pic18f46j13.h: 13909: struct {
[; ;pic18f46j13.h: 13910: unsigned :7;
[; ;pic18f46j13.h: 13911: unsigned GCEN1 :1;
[; ;pic18f46j13.h: 13912: };
[; ;pic18f46j13.h: 13913: struct {
[; ;pic18f46j13.h: 13914: unsigned :2;
[; ;pic18f46j13.h: 13915: unsigned PEN1 :1;
[; ;pic18f46j13.h: 13916: };
[; ;pic18f46j13.h: 13917: struct {
[; ;pic18f46j13.h: 13918: unsigned :3;
[; ;pic18f46j13.h: 13919: unsigned RCEN1 :1;
[; ;pic18f46j13.h: 13920: };
[; ;pic18f46j13.h: 13921: struct {
[; ;pic18f46j13.h: 13922: unsigned :1;
[; ;pic18f46j13.h: 13923: unsigned RSEN1 :1;
[; ;pic18f46j13.h: 13924: };
[; ;pic18f46j13.h: 13925: struct {
[; ;pic18f46j13.h: 13926: unsigned SEN1 :1;
[; ;pic18f46j13.h: 13927: };
[; ;pic18f46j13.h: 13928: } SSPCON2bits_t;
[; ;pic18f46j13.h: 13929: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f46j13.h: 14063: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14065
[; ;pic18f46j13.h: 14065: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f46j13.h: 14068: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14070
[; ;pic18f46j13.h: 14070: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f46j13.h: 14073: typedef union {
[; ;pic18f46j13.h: 14074: struct {
[; ;pic18f46j13.h: 14075: unsigned SSPM :4;
[; ;pic18f46j13.h: 14076: unsigned CKP :1;
[; ;pic18f46j13.h: 14077: unsigned SSPEN :1;
[; ;pic18f46j13.h: 14078: unsigned SSPOV :1;
[; ;pic18f46j13.h: 14079: unsigned WCOL :1;
[; ;pic18f46j13.h: 14080: };
[; ;pic18f46j13.h: 14081: struct {
[; ;pic18f46j13.h: 14082: unsigned SSPM0 :1;
[; ;pic18f46j13.h: 14083: unsigned SSPM1 :1;
[; ;pic18f46j13.h: 14084: unsigned SSPM2 :1;
[; ;pic18f46j13.h: 14085: unsigned SSPM3 :1;
[; ;pic18f46j13.h: 14086: };
[; ;pic18f46j13.h: 14087: struct {
[; ;pic18f46j13.h: 14088: unsigned :4;
[; ;pic18f46j13.h: 14089: unsigned CKP1 :1;
[; ;pic18f46j13.h: 14090: };
[; ;pic18f46j13.h: 14091: struct {
[; ;pic18f46j13.h: 14092: unsigned :5;
[; ;pic18f46j13.h: 14093: unsigned SSPEN1 :1;
[; ;pic18f46j13.h: 14094: };
[; ;pic18f46j13.h: 14095: struct {
[; ;pic18f46j13.h: 14096: unsigned SSPM01 :1;
[; ;pic18f46j13.h: 14097: };
[; ;pic18f46j13.h: 14098: struct {
[; ;pic18f46j13.h: 14099: unsigned :1;
[; ;pic18f46j13.h: 14100: unsigned SSPM11 :1;
[; ;pic18f46j13.h: 14101: };
[; ;pic18f46j13.h: 14102: struct {
[; ;pic18f46j13.h: 14103: unsigned :2;
[; ;pic18f46j13.h: 14104: unsigned SSPM21 :1;
[; ;pic18f46j13.h: 14105: };
[; ;pic18f46j13.h: 14106: struct {
[; ;pic18f46j13.h: 14107: unsigned :3;
[; ;pic18f46j13.h: 14108: unsigned SSPM31 :1;
[; ;pic18f46j13.h: 14109: };
[; ;pic18f46j13.h: 14110: struct {
[; ;pic18f46j13.h: 14111: unsigned :6;
[; ;pic18f46j13.h: 14112: unsigned SSPOV1 :1;
[; ;pic18f46j13.h: 14113: };
[; ;pic18f46j13.h: 14114: struct {
[; ;pic18f46j13.h: 14115: unsigned :7;
[; ;pic18f46j13.h: 14116: unsigned WCOL1 :1;
[; ;pic18f46j13.h: 14117: };
[; ;pic18f46j13.h: 14118: } SSP1CON1bits_t;
[; ;pic18f46j13.h: 14119: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f46j13.h: 14207: typedef union {
[; ;pic18f46j13.h: 14208: struct {
[; ;pic18f46j13.h: 14209: unsigned SSPM :4;
[; ;pic18f46j13.h: 14210: unsigned CKP :1;
[; ;pic18f46j13.h: 14211: unsigned SSPEN :1;
[; ;pic18f46j13.h: 14212: unsigned SSPOV :1;
[; ;pic18f46j13.h: 14213: unsigned WCOL :1;
[; ;pic18f46j13.h: 14214: };
[; ;pic18f46j13.h: 14215: struct {
[; ;pic18f46j13.h: 14216: unsigned SSPM0 :1;
[; ;pic18f46j13.h: 14217: unsigned SSPM1 :1;
[; ;pic18f46j13.h: 14218: unsigned SSPM2 :1;
[; ;pic18f46j13.h: 14219: unsigned SSPM3 :1;
[; ;pic18f46j13.h: 14220: };
[; ;pic18f46j13.h: 14221: struct {
[; ;pic18f46j13.h: 14222: unsigned :4;
[; ;pic18f46j13.h: 14223: unsigned CKP1 :1;
[; ;pic18f46j13.h: 14224: };
[; ;pic18f46j13.h: 14225: struct {
[; ;pic18f46j13.h: 14226: unsigned :5;
[; ;pic18f46j13.h: 14227: unsigned SSPEN1 :1;
[; ;pic18f46j13.h: 14228: };
[; ;pic18f46j13.h: 14229: struct {
[; ;pic18f46j13.h: 14230: unsigned SSPM01 :1;
[; ;pic18f46j13.h: 14231: };
[; ;pic18f46j13.h: 14232: struct {
[; ;pic18f46j13.h: 14233: unsigned :1;
[; ;pic18f46j13.h: 14234: unsigned SSPM11 :1;
[; ;pic18f46j13.h: 14235: };
[; ;pic18f46j13.h: 14236: struct {
[; ;pic18f46j13.h: 14237: unsigned :2;
[; ;pic18f46j13.h: 14238: unsigned SSPM21 :1;
[; ;pic18f46j13.h: 14239: };
[; ;pic18f46j13.h: 14240: struct {
[; ;pic18f46j13.h: 14241: unsigned :3;
[; ;pic18f46j13.h: 14242: unsigned SSPM31 :1;
[; ;pic18f46j13.h: 14243: };
[; ;pic18f46j13.h: 14244: struct {
[; ;pic18f46j13.h: 14245: unsigned :6;
[; ;pic18f46j13.h: 14246: unsigned SSPOV1 :1;
[; ;pic18f46j13.h: 14247: };
[; ;pic18f46j13.h: 14248: struct {
[; ;pic18f46j13.h: 14249: unsigned :7;
[; ;pic18f46j13.h: 14250: unsigned WCOL1 :1;
[; ;pic18f46j13.h: 14251: };
[; ;pic18f46j13.h: 14252: } SSPCON1bits_t;
[; ;pic18f46j13.h: 14253: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f46j13.h: 14342: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14344
[; ;pic18f46j13.h: 14344: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f46j13.h: 14347: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14349
[; ;pic18f46j13.h: 14349: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f46j13.h: 14352: typedef union {
[; ;pic18f46j13.h: 14353: struct {
[; ;pic18f46j13.h: 14354: unsigned :2;
[; ;pic18f46j13.h: 14355: unsigned R_NOT_W :1;
[; ;pic18f46j13.h: 14356: };
[; ;pic18f46j13.h: 14357: struct {
[; ;pic18f46j13.h: 14358: unsigned :5;
[; ;pic18f46j13.h: 14359: unsigned D_NOT_A :1;
[; ;pic18f46j13.h: 14360: };
[; ;pic18f46j13.h: 14361: struct {
[; ;pic18f46j13.h: 14362: unsigned BF :1;
[; ;pic18f46j13.h: 14363: unsigned UA :1;
[; ;pic18f46j13.h: 14364: unsigned R_nW :1;
[; ;pic18f46j13.h: 14365: unsigned S :1;
[; ;pic18f46j13.h: 14366: unsigned P :1;
[; ;pic18f46j13.h: 14367: unsigned D_nA :1;
[; ;pic18f46j13.h: 14368: unsigned CKE :1;
[; ;pic18f46j13.h: 14369: unsigned SMP :1;
[; ;pic18f46j13.h: 14370: };
[; ;pic18f46j13.h: 14371: struct {
[; ;pic18f46j13.h: 14372: unsigned :2;
[; ;pic18f46j13.h: 14373: unsigned R :1;
[; ;pic18f46j13.h: 14374: unsigned :2;
[; ;pic18f46j13.h: 14375: unsigned D :1;
[; ;pic18f46j13.h: 14376: };
[; ;pic18f46j13.h: 14377: struct {
[; ;pic18f46j13.h: 14378: unsigned :2;
[; ;pic18f46j13.h: 14379: unsigned R_W :1;
[; ;pic18f46j13.h: 14380: unsigned :2;
[; ;pic18f46j13.h: 14381: unsigned D_A :1;
[; ;pic18f46j13.h: 14382: };
[; ;pic18f46j13.h: 14383: struct {
[; ;pic18f46j13.h: 14384: unsigned :2;
[; ;pic18f46j13.h: 14385: unsigned nW :1;
[; ;pic18f46j13.h: 14386: unsigned :2;
[; ;pic18f46j13.h: 14387: unsigned nA :1;
[; ;pic18f46j13.h: 14388: };
[; ;pic18f46j13.h: 14389: struct {
[; ;pic18f46j13.h: 14390: unsigned :2;
[; ;pic18f46j13.h: 14391: unsigned NOT_WRITE :1;
[; ;pic18f46j13.h: 14392: };
[; ;pic18f46j13.h: 14393: struct {
[; ;pic18f46j13.h: 14394: unsigned :5;
[; ;pic18f46j13.h: 14395: unsigned NOT_ADDRESS :1;
[; ;pic18f46j13.h: 14396: };
[; ;pic18f46j13.h: 14397: struct {
[; ;pic18f46j13.h: 14398: unsigned :2;
[; ;pic18f46j13.h: 14399: unsigned nWRITE :1;
[; ;pic18f46j13.h: 14400: unsigned :2;
[; ;pic18f46j13.h: 14401: unsigned nADDRESS :1;
[; ;pic18f46j13.h: 14402: };
[; ;pic18f46j13.h: 14403: struct {
[; ;pic18f46j13.h: 14404: unsigned :2;
[; ;pic18f46j13.h: 14405: unsigned READ_WRITE :1;
[; ;pic18f46j13.h: 14406: unsigned :2;
[; ;pic18f46j13.h: 14407: unsigned DATA_ADDRESS :1;
[; ;pic18f46j13.h: 14408: };
[; ;pic18f46j13.h: 14409: struct {
[; ;pic18f46j13.h: 14410: unsigned :2;
[; ;pic18f46j13.h: 14411: unsigned I2C_READ :1;
[; ;pic18f46j13.h: 14412: unsigned I2C_START :1;
[; ;pic18f46j13.h: 14413: unsigned I2C_STOP :1;
[; ;pic18f46j13.h: 14414: unsigned I2C_DAT :1;
[; ;pic18f46j13.h: 14415: };
[; ;pic18f46j13.h: 14416: struct {
[; ;pic18f46j13.h: 14417: unsigned BF1 :1;
[; ;pic18f46j13.h: 14418: };
[; ;pic18f46j13.h: 14419: struct {
[; ;pic18f46j13.h: 14420: unsigned :6;
[; ;pic18f46j13.h: 14421: unsigned CKE1 :1;
[; ;pic18f46j13.h: 14422: };
[; ;pic18f46j13.h: 14423: struct {
[; ;pic18f46j13.h: 14424: unsigned :5;
[; ;pic18f46j13.h: 14425: unsigned DA :1;
[; ;pic18f46j13.h: 14426: };
[; ;pic18f46j13.h: 14427: struct {
[; ;pic18f46j13.h: 14428: unsigned :5;
[; ;pic18f46j13.h: 14429: unsigned DA1 :1;
[; ;pic18f46j13.h: 14430: };
[; ;pic18f46j13.h: 14431: struct {
[; ;pic18f46j13.h: 14432: unsigned :2;
[; ;pic18f46j13.h: 14433: unsigned RW :1;
[; ;pic18f46j13.h: 14434: };
[; ;pic18f46j13.h: 14435: struct {
[; ;pic18f46j13.h: 14436: unsigned :2;
[; ;pic18f46j13.h: 14437: unsigned RW1 :1;
[; ;pic18f46j13.h: 14438: };
[; ;pic18f46j13.h: 14439: struct {
[; ;pic18f46j13.h: 14440: unsigned :7;
[; ;pic18f46j13.h: 14441: unsigned SMP1 :1;
[; ;pic18f46j13.h: 14442: };
[; ;pic18f46j13.h: 14443: struct {
[; ;pic18f46j13.h: 14444: unsigned :3;
[; ;pic18f46j13.h: 14445: unsigned START :1;
[; ;pic18f46j13.h: 14446: };
[; ;pic18f46j13.h: 14447: struct {
[; ;pic18f46j13.h: 14448: unsigned :3;
[; ;pic18f46j13.h: 14449: unsigned START1 :1;
[; ;pic18f46j13.h: 14450: };
[; ;pic18f46j13.h: 14451: struct {
[; ;pic18f46j13.h: 14452: unsigned :4;
[; ;pic18f46j13.h: 14453: unsigned STOP :1;
[; ;pic18f46j13.h: 14454: };
[; ;pic18f46j13.h: 14455: struct {
[; ;pic18f46j13.h: 14456: unsigned :4;
[; ;pic18f46j13.h: 14457: unsigned STOP1 :1;
[; ;pic18f46j13.h: 14458: };
[; ;pic18f46j13.h: 14459: struct {
[; ;pic18f46j13.h: 14460: unsigned :1;
[; ;pic18f46j13.h: 14461: unsigned UA1 :1;
[; ;pic18f46j13.h: 14462: };
[; ;pic18f46j13.h: 14463: struct {
[; ;pic18f46j13.h: 14464: unsigned :2;
[; ;pic18f46j13.h: 14465: unsigned NOT_W :1;
[; ;pic18f46j13.h: 14466: };
[; ;pic18f46j13.h: 14467: struct {
[; ;pic18f46j13.h: 14468: unsigned :5;
[; ;pic18f46j13.h: 14469: unsigned NOT_A :1;
[; ;pic18f46j13.h: 14470: };
[; ;pic18f46j13.h: 14471: } SSP1STATbits_t;
[; ;pic18f46j13.h: 14472: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f46j13.h: 14675: typedef union {
[; ;pic18f46j13.h: 14676: struct {
[; ;pic18f46j13.h: 14677: unsigned :2;
[; ;pic18f46j13.h: 14678: unsigned R_NOT_W :1;
[; ;pic18f46j13.h: 14679: };
[; ;pic18f46j13.h: 14680: struct {
[; ;pic18f46j13.h: 14681: unsigned :5;
[; ;pic18f46j13.h: 14682: unsigned D_NOT_A :1;
[; ;pic18f46j13.h: 14683: };
[; ;pic18f46j13.h: 14684: struct {
[; ;pic18f46j13.h: 14685: unsigned BF :1;
[; ;pic18f46j13.h: 14686: unsigned UA :1;
[; ;pic18f46j13.h: 14687: unsigned R_nW :1;
[; ;pic18f46j13.h: 14688: unsigned S :1;
[; ;pic18f46j13.h: 14689: unsigned P :1;
[; ;pic18f46j13.h: 14690: unsigned D_nA :1;
[; ;pic18f46j13.h: 14691: unsigned CKE :1;
[; ;pic18f46j13.h: 14692: unsigned SMP :1;
[; ;pic18f46j13.h: 14693: };
[; ;pic18f46j13.h: 14694: struct {
[; ;pic18f46j13.h: 14695: unsigned :2;
[; ;pic18f46j13.h: 14696: unsigned R :1;
[; ;pic18f46j13.h: 14697: unsigned :2;
[; ;pic18f46j13.h: 14698: unsigned D :1;
[; ;pic18f46j13.h: 14699: };
[; ;pic18f46j13.h: 14700: struct {
[; ;pic18f46j13.h: 14701: unsigned :2;
[; ;pic18f46j13.h: 14702: unsigned R_W :1;
[; ;pic18f46j13.h: 14703: unsigned :2;
[; ;pic18f46j13.h: 14704: unsigned D_A :1;
[; ;pic18f46j13.h: 14705: };
[; ;pic18f46j13.h: 14706: struct {
[; ;pic18f46j13.h: 14707: unsigned :2;
[; ;pic18f46j13.h: 14708: unsigned nW :1;
[; ;pic18f46j13.h: 14709: unsigned :2;
[; ;pic18f46j13.h: 14710: unsigned nA :1;
[; ;pic18f46j13.h: 14711: };
[; ;pic18f46j13.h: 14712: struct {
[; ;pic18f46j13.h: 14713: unsigned :2;
[; ;pic18f46j13.h: 14714: unsigned NOT_WRITE :1;
[; ;pic18f46j13.h: 14715: };
[; ;pic18f46j13.h: 14716: struct {
[; ;pic18f46j13.h: 14717: unsigned :5;
[; ;pic18f46j13.h: 14718: unsigned NOT_ADDRESS :1;
[; ;pic18f46j13.h: 14719: };
[; ;pic18f46j13.h: 14720: struct {
[; ;pic18f46j13.h: 14721: unsigned :2;
[; ;pic18f46j13.h: 14722: unsigned nWRITE :1;
[; ;pic18f46j13.h: 14723: unsigned :2;
[; ;pic18f46j13.h: 14724: unsigned nADDRESS :1;
[; ;pic18f46j13.h: 14725: };
[; ;pic18f46j13.h: 14726: struct {
[; ;pic18f46j13.h: 14727: unsigned :2;
[; ;pic18f46j13.h: 14728: unsigned READ_WRITE :1;
[; ;pic18f46j13.h: 14729: unsigned :2;
[; ;pic18f46j13.h: 14730: unsigned DATA_ADDRESS :1;
[; ;pic18f46j13.h: 14731: };
[; ;pic18f46j13.h: 14732: struct {
[; ;pic18f46j13.h: 14733: unsigned :2;
[; ;pic18f46j13.h: 14734: unsigned I2C_READ :1;
[; ;pic18f46j13.h: 14735: unsigned I2C_START :1;
[; ;pic18f46j13.h: 14736: unsigned I2C_STOP :1;
[; ;pic18f46j13.h: 14737: unsigned I2C_DAT :1;
[; ;pic18f46j13.h: 14738: };
[; ;pic18f46j13.h: 14739: struct {
[; ;pic18f46j13.h: 14740: unsigned BF1 :1;
[; ;pic18f46j13.h: 14741: };
[; ;pic18f46j13.h: 14742: struct {
[; ;pic18f46j13.h: 14743: unsigned :6;
[; ;pic18f46j13.h: 14744: unsigned CKE1 :1;
[; ;pic18f46j13.h: 14745: };
[; ;pic18f46j13.h: 14746: struct {
[; ;pic18f46j13.h: 14747: unsigned :5;
[; ;pic18f46j13.h: 14748: unsigned DA :1;
[; ;pic18f46j13.h: 14749: };
[; ;pic18f46j13.h: 14750: struct {
[; ;pic18f46j13.h: 14751: unsigned :5;
[; ;pic18f46j13.h: 14752: unsigned DA1 :1;
[; ;pic18f46j13.h: 14753: };
[; ;pic18f46j13.h: 14754: struct {
[; ;pic18f46j13.h: 14755: unsigned :2;
[; ;pic18f46j13.h: 14756: unsigned RW :1;
[; ;pic18f46j13.h: 14757: };
[; ;pic18f46j13.h: 14758: struct {
[; ;pic18f46j13.h: 14759: unsigned :2;
[; ;pic18f46j13.h: 14760: unsigned RW1 :1;
[; ;pic18f46j13.h: 14761: };
[; ;pic18f46j13.h: 14762: struct {
[; ;pic18f46j13.h: 14763: unsigned :7;
[; ;pic18f46j13.h: 14764: unsigned SMP1 :1;
[; ;pic18f46j13.h: 14765: };
[; ;pic18f46j13.h: 14766: struct {
[; ;pic18f46j13.h: 14767: unsigned :3;
[; ;pic18f46j13.h: 14768: unsigned START :1;
[; ;pic18f46j13.h: 14769: };
[; ;pic18f46j13.h: 14770: struct {
[; ;pic18f46j13.h: 14771: unsigned :3;
[; ;pic18f46j13.h: 14772: unsigned START1 :1;
[; ;pic18f46j13.h: 14773: };
[; ;pic18f46j13.h: 14774: struct {
[; ;pic18f46j13.h: 14775: unsigned :4;
[; ;pic18f46j13.h: 14776: unsigned STOP :1;
[; ;pic18f46j13.h: 14777: };
[; ;pic18f46j13.h: 14778: struct {
[; ;pic18f46j13.h: 14779: unsigned :4;
[; ;pic18f46j13.h: 14780: unsigned STOP1 :1;
[; ;pic18f46j13.h: 14781: };
[; ;pic18f46j13.h: 14782: struct {
[; ;pic18f46j13.h: 14783: unsigned :1;
[; ;pic18f46j13.h: 14784: unsigned UA1 :1;
[; ;pic18f46j13.h: 14785: };
[; ;pic18f46j13.h: 14786: struct {
[; ;pic18f46j13.h: 14787: unsigned :2;
[; ;pic18f46j13.h: 14788: unsigned NOT_W :1;
[; ;pic18f46j13.h: 14789: };
[; ;pic18f46j13.h: 14790: struct {
[; ;pic18f46j13.h: 14791: unsigned :5;
[; ;pic18f46j13.h: 14792: unsigned NOT_A :1;
[; ;pic18f46j13.h: 14793: };
[; ;pic18f46j13.h: 14794: } SSPSTATbits_t;
[; ;pic18f46j13.h: 14795: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f46j13.h: 14999: extern volatile unsigned char SSP1ADD @ 0xFC8;
"15001
[; ;pic18f46j13.h: 15001: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f46j13.h: 15004: extern volatile unsigned char SSPADD @ 0xFC8;
"15006
[; ;pic18f46j13.h: 15006: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f46j13.h: 15009: typedef union {
[; ;pic18f46j13.h: 15010: struct {
[; ;pic18f46j13.h: 15011: unsigned SSPADD :8;
[; ;pic18f46j13.h: 15012: };
[; ;pic18f46j13.h: 15013: struct {
[; ;pic18f46j13.h: 15014: unsigned MSK0 :1;
[; ;pic18f46j13.h: 15015: };
[; ;pic18f46j13.h: 15016: struct {
[; ;pic18f46j13.h: 15017: unsigned MSK01 :1;
[; ;pic18f46j13.h: 15018: };
[; ;pic18f46j13.h: 15019: struct {
[; ;pic18f46j13.h: 15020: unsigned :1;
[; ;pic18f46j13.h: 15021: unsigned MSK1 :1;
[; ;pic18f46j13.h: 15022: };
[; ;pic18f46j13.h: 15023: struct {
[; ;pic18f46j13.h: 15024: unsigned :1;
[; ;pic18f46j13.h: 15025: unsigned MSK11 :1;
[; ;pic18f46j13.h: 15026: };
[; ;pic18f46j13.h: 15027: struct {
[; ;pic18f46j13.h: 15028: unsigned :2;
[; ;pic18f46j13.h: 15029: unsigned MSK2 :1;
[; ;pic18f46j13.h: 15030: };
[; ;pic18f46j13.h: 15031: struct {
[; ;pic18f46j13.h: 15032: unsigned :2;
[; ;pic18f46j13.h: 15033: unsigned MSK21 :1;
[; ;pic18f46j13.h: 15034: };
[; ;pic18f46j13.h: 15035: struct {
[; ;pic18f46j13.h: 15036: unsigned :3;
[; ;pic18f46j13.h: 15037: unsigned MSK3 :1;
[; ;pic18f46j13.h: 15038: };
[; ;pic18f46j13.h: 15039: struct {
[; ;pic18f46j13.h: 15040: unsigned :3;
[; ;pic18f46j13.h: 15041: unsigned MSK31 :1;
[; ;pic18f46j13.h: 15042: };
[; ;pic18f46j13.h: 15043: struct {
[; ;pic18f46j13.h: 15044: unsigned :4;
[; ;pic18f46j13.h: 15045: unsigned MSK4 :1;
[; ;pic18f46j13.h: 15046: };
[; ;pic18f46j13.h: 15047: struct {
[; ;pic18f46j13.h: 15048: unsigned :4;
[; ;pic18f46j13.h: 15049: unsigned MSK41 :1;
[; ;pic18f46j13.h: 15050: };
[; ;pic18f46j13.h: 15051: struct {
[; ;pic18f46j13.h: 15052: unsigned :5;
[; ;pic18f46j13.h: 15053: unsigned MSK5 :1;
[; ;pic18f46j13.h: 15054: };
[; ;pic18f46j13.h: 15055: struct {
[; ;pic18f46j13.h: 15056: unsigned :5;
[; ;pic18f46j13.h: 15057: unsigned MSK51 :1;
[; ;pic18f46j13.h: 15058: };
[; ;pic18f46j13.h: 15059: struct {
[; ;pic18f46j13.h: 15060: unsigned :6;
[; ;pic18f46j13.h: 15061: unsigned MSK6 :1;
[; ;pic18f46j13.h: 15062: };
[; ;pic18f46j13.h: 15063: struct {
[; ;pic18f46j13.h: 15064: unsigned :6;
[; ;pic18f46j13.h: 15065: unsigned MSK61 :1;
[; ;pic18f46j13.h: 15066: };
[; ;pic18f46j13.h: 15067: struct {
[; ;pic18f46j13.h: 15068: unsigned :7;
[; ;pic18f46j13.h: 15069: unsigned MSK7 :1;
[; ;pic18f46j13.h: 15070: };
[; ;pic18f46j13.h: 15071: struct {
[; ;pic18f46j13.h: 15072: unsigned :7;
[; ;pic18f46j13.h: 15073: unsigned MSK71 :1;
[; ;pic18f46j13.h: 15074: };
[; ;pic18f46j13.h: 15075: } SSP1ADDbits_t;
[; ;pic18f46j13.h: 15076: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f46j13.h: 15164: typedef union {
[; ;pic18f46j13.h: 15165: struct {
[; ;pic18f46j13.h: 15166: unsigned SSPADD :8;
[; ;pic18f46j13.h: 15167: };
[; ;pic18f46j13.h: 15168: struct {
[; ;pic18f46j13.h: 15169: unsigned MSK0 :1;
[; ;pic18f46j13.h: 15170: };
[; ;pic18f46j13.h: 15171: struct {
[; ;pic18f46j13.h: 15172: unsigned MSK01 :1;
[; ;pic18f46j13.h: 15173: };
[; ;pic18f46j13.h: 15174: struct {
[; ;pic18f46j13.h: 15175: unsigned :1;
[; ;pic18f46j13.h: 15176: unsigned MSK1 :1;
[; ;pic18f46j13.h: 15177: };
[; ;pic18f46j13.h: 15178: struct {
[; ;pic18f46j13.h: 15179: unsigned :1;
[; ;pic18f46j13.h: 15180: unsigned MSK11 :1;
[; ;pic18f46j13.h: 15181: };
[; ;pic18f46j13.h: 15182: struct {
[; ;pic18f46j13.h: 15183: unsigned :2;
[; ;pic18f46j13.h: 15184: unsigned MSK2 :1;
[; ;pic18f46j13.h: 15185: };
[; ;pic18f46j13.h: 15186: struct {
[; ;pic18f46j13.h: 15187: unsigned :2;
[; ;pic18f46j13.h: 15188: unsigned MSK21 :1;
[; ;pic18f46j13.h: 15189: };
[; ;pic18f46j13.h: 15190: struct {
[; ;pic18f46j13.h: 15191: unsigned :3;
[; ;pic18f46j13.h: 15192: unsigned MSK3 :1;
[; ;pic18f46j13.h: 15193: };
[; ;pic18f46j13.h: 15194: struct {
[; ;pic18f46j13.h: 15195: unsigned :3;
[; ;pic18f46j13.h: 15196: unsigned MSK31 :1;
[; ;pic18f46j13.h: 15197: };
[; ;pic18f46j13.h: 15198: struct {
[; ;pic18f46j13.h: 15199: unsigned :4;
[; ;pic18f46j13.h: 15200: unsigned MSK4 :1;
[; ;pic18f46j13.h: 15201: };
[; ;pic18f46j13.h: 15202: struct {
[; ;pic18f46j13.h: 15203: unsigned :4;
[; ;pic18f46j13.h: 15204: unsigned MSK41 :1;
[; ;pic18f46j13.h: 15205: };
[; ;pic18f46j13.h: 15206: struct {
[; ;pic18f46j13.h: 15207: unsigned :5;
[; ;pic18f46j13.h: 15208: unsigned MSK5 :1;
[; ;pic18f46j13.h: 15209: };
[; ;pic18f46j13.h: 15210: struct {
[; ;pic18f46j13.h: 15211: unsigned :5;
[; ;pic18f46j13.h: 15212: unsigned MSK51 :1;
[; ;pic18f46j13.h: 15213: };
[; ;pic18f46j13.h: 15214: struct {
[; ;pic18f46j13.h: 15215: unsigned :6;
[; ;pic18f46j13.h: 15216: unsigned MSK6 :1;
[; ;pic18f46j13.h: 15217: };
[; ;pic18f46j13.h: 15218: struct {
[; ;pic18f46j13.h: 15219: unsigned :6;
[; ;pic18f46j13.h: 15220: unsigned MSK61 :1;
[; ;pic18f46j13.h: 15221: };
[; ;pic18f46j13.h: 15222: struct {
[; ;pic18f46j13.h: 15223: unsigned :7;
[; ;pic18f46j13.h: 15224: unsigned MSK7 :1;
[; ;pic18f46j13.h: 15225: };
[; ;pic18f46j13.h: 15226: struct {
[; ;pic18f46j13.h: 15227: unsigned :7;
[; ;pic18f46j13.h: 15228: unsigned MSK71 :1;
[; ;pic18f46j13.h: 15229: };
[; ;pic18f46j13.h: 15230: } SSPADDbits_t;
[; ;pic18f46j13.h: 15231: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f46j13.h: 15320: extern volatile unsigned char SSP1MSK @ 0xFC8;
"15322
[; ;pic18f46j13.h: 15322: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f46j13.h: 15325: typedef union {
[; ;pic18f46j13.h: 15326: struct {
[; ;pic18f46j13.h: 15327: unsigned MSK0 :1;
[; ;pic18f46j13.h: 15328: unsigned MSK1 :1;
[; ;pic18f46j13.h: 15329: unsigned MSK2 :1;
[; ;pic18f46j13.h: 15330: unsigned MSK3 :1;
[; ;pic18f46j13.h: 15331: unsigned MSK4 :1;
[; ;pic18f46j13.h: 15332: unsigned MSK5 :1;
[; ;pic18f46j13.h: 15333: unsigned MSK6 :1;
[; ;pic18f46j13.h: 15334: unsigned MSK7 :1;
[; ;pic18f46j13.h: 15335: };
[; ;pic18f46j13.h: 15336: } SSP1MSKbits_t;
[; ;pic18f46j13.h: 15337: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f46j13.h: 15381: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15383
[; ;pic18f46j13.h: 15383: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f46j13.h: 15386: extern volatile unsigned char SSPBUF @ 0xFC9;
"15388
[; ;pic18f46j13.h: 15388: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f46j13.h: 15391: typedef union {
[; ;pic18f46j13.h: 15392: struct {
[; ;pic18f46j13.h: 15393: unsigned SSPBUF :8;
[; ;pic18f46j13.h: 15394: };
[; ;pic18f46j13.h: 15395: } SSP1BUFbits_t;
[; ;pic18f46j13.h: 15396: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f46j13.h: 15404: typedef union {
[; ;pic18f46j13.h: 15405: struct {
[; ;pic18f46j13.h: 15406: unsigned SSPBUF :8;
[; ;pic18f46j13.h: 15407: };
[; ;pic18f46j13.h: 15408: } SSPBUFbits_t;
[; ;pic18f46j13.h: 15409: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f46j13.h: 15418: extern volatile unsigned char T2CON @ 0xFCA;
"15420
[; ;pic18f46j13.h: 15420: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f46j13.h: 15423: typedef union {
[; ;pic18f46j13.h: 15424: struct {
[; ;pic18f46j13.h: 15425: unsigned T2CKPS :2;
[; ;pic18f46j13.h: 15426: unsigned TMR2ON :1;
[; ;pic18f46j13.h: 15427: unsigned T2OUTPS :4;
[; ;pic18f46j13.h: 15428: };
[; ;pic18f46j13.h: 15429: struct {
[; ;pic18f46j13.h: 15430: unsigned T2CKPS0 :1;
[; ;pic18f46j13.h: 15431: unsigned T2CKPS1 :1;
[; ;pic18f46j13.h: 15432: unsigned :1;
[; ;pic18f46j13.h: 15433: unsigned T2OUTPS0 :1;
[; ;pic18f46j13.h: 15434: unsigned T2OUTPS1 :1;
[; ;pic18f46j13.h: 15435: unsigned T2OUTPS2 :1;
[; ;pic18f46j13.h: 15436: unsigned T2OUTPS3 :1;
[; ;pic18f46j13.h: 15437: };
[; ;pic18f46j13.h: 15438: } T2CONbits_t;
[; ;pic18f46j13.h: 15439: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f46j13.h: 15488: extern volatile unsigned char PR2 @ 0xFCB;
"15490
[; ;pic18f46j13.h: 15490: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f46j13.h: 15493: extern volatile unsigned char MEMCON @ 0xFCB;
"15495
[; ;pic18f46j13.h: 15495: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f46j13.h: 15498: typedef union {
[; ;pic18f46j13.h: 15499: struct {
[; ;pic18f46j13.h: 15500: unsigned PR2 :8;
[; ;pic18f46j13.h: 15501: };
[; ;pic18f46j13.h: 15502: struct {
[; ;pic18f46j13.h: 15503: unsigned :7;
[; ;pic18f46j13.h: 15504: unsigned EBDIS :1;
[; ;pic18f46j13.h: 15505: };
[; ;pic18f46j13.h: 15506: struct {
[; ;pic18f46j13.h: 15507: unsigned :4;
[; ;pic18f46j13.h: 15508: unsigned WAIT0 :1;
[; ;pic18f46j13.h: 15509: };
[; ;pic18f46j13.h: 15510: struct {
[; ;pic18f46j13.h: 15511: unsigned :5;
[; ;pic18f46j13.h: 15512: unsigned WAIT1 :1;
[; ;pic18f46j13.h: 15513: };
[; ;pic18f46j13.h: 15514: struct {
[; ;pic18f46j13.h: 15515: unsigned WM0 :1;
[; ;pic18f46j13.h: 15516: };
[; ;pic18f46j13.h: 15517: struct {
[; ;pic18f46j13.h: 15518: unsigned :1;
[; ;pic18f46j13.h: 15519: unsigned WM1 :1;
[; ;pic18f46j13.h: 15520: };
[; ;pic18f46j13.h: 15521: } PR2bits_t;
[; ;pic18f46j13.h: 15522: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f46j13.h: 15555: typedef union {
[; ;pic18f46j13.h: 15556: struct {
[; ;pic18f46j13.h: 15557: unsigned PR2 :8;
[; ;pic18f46j13.h: 15558: };
[; ;pic18f46j13.h: 15559: struct {
[; ;pic18f46j13.h: 15560: unsigned :7;
[; ;pic18f46j13.h: 15561: unsigned EBDIS :1;
[; ;pic18f46j13.h: 15562: };
[; ;pic18f46j13.h: 15563: struct {
[; ;pic18f46j13.h: 15564: unsigned :4;
[; ;pic18f46j13.h: 15565: unsigned WAIT0 :1;
[; ;pic18f46j13.h: 15566: };
[; ;pic18f46j13.h: 15567: struct {
[; ;pic18f46j13.h: 15568: unsigned :5;
[; ;pic18f46j13.h: 15569: unsigned WAIT1 :1;
[; ;pic18f46j13.h: 15570: };
[; ;pic18f46j13.h: 15571: struct {
[; ;pic18f46j13.h: 15572: unsigned WM0 :1;
[; ;pic18f46j13.h: 15573: };
[; ;pic18f46j13.h: 15574: struct {
[; ;pic18f46j13.h: 15575: unsigned :1;
[; ;pic18f46j13.h: 15576: unsigned WM1 :1;
[; ;pic18f46j13.h: 15577: };
[; ;pic18f46j13.h: 15578: } MEMCONbits_t;
[; ;pic18f46j13.h: 15579: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f46j13.h: 15613: extern volatile unsigned char TMR2 @ 0xFCC;
"15615
[; ;pic18f46j13.h: 15615: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f46j13.h: 15618: typedef union {
[; ;pic18f46j13.h: 15619: struct {
[; ;pic18f46j13.h: 15620: unsigned TMR2 :8;
[; ;pic18f46j13.h: 15621: };
[; ;pic18f46j13.h: 15622: } TMR2bits_t;
[; ;pic18f46j13.h: 15623: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f46j13.h: 15632: extern volatile unsigned char T1CON @ 0xFCD;
"15634
[; ;pic18f46j13.h: 15634: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f46j13.h: 15637: typedef union {
[; ;pic18f46j13.h: 15638: struct {
[; ;pic18f46j13.h: 15639: unsigned :2;
[; ;pic18f46j13.h: 15640: unsigned NOT_T1SYNC :1;
[; ;pic18f46j13.h: 15641: };
[; ;pic18f46j13.h: 15642: struct {
[; ;pic18f46j13.h: 15643: unsigned TMR1ON :1;
[; ;pic18f46j13.h: 15644: unsigned RD16 :1;
[; ;pic18f46j13.h: 15645: unsigned nT1SYNC :1;
[; ;pic18f46j13.h: 15646: unsigned T1OSCEN :1;
[; ;pic18f46j13.h: 15647: unsigned T1CKPS :2;
[; ;pic18f46j13.h: 15648: unsigned TMR1CS :2;
[; ;pic18f46j13.h: 15649: };
[; ;pic18f46j13.h: 15650: struct {
[; ;pic18f46j13.h: 15651: unsigned :4;
[; ;pic18f46j13.h: 15652: unsigned T1CKPS0 :1;
[; ;pic18f46j13.h: 15653: unsigned T1CKPS1 :1;
[; ;pic18f46j13.h: 15654: unsigned TMR1CS0 :1;
[; ;pic18f46j13.h: 15655: unsigned TMR1CS1 :1;
[; ;pic18f46j13.h: 15656: };
[; ;pic18f46j13.h: 15657: struct {
[; ;pic18f46j13.h: 15658: unsigned :3;
[; ;pic18f46j13.h: 15659: unsigned SOSCEN :1;
[; ;pic18f46j13.h: 15660: };
[; ;pic18f46j13.h: 15661: struct {
[; ;pic18f46j13.h: 15662: unsigned :7;
[; ;pic18f46j13.h: 15663: unsigned T1RD16 :1;
[; ;pic18f46j13.h: 15664: };
[; ;pic18f46j13.h: 15665: } T1CONbits_t;
[; ;pic18f46j13.h: 15666: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f46j13.h: 15735: extern volatile unsigned short TMR1 @ 0xFCE;
"15737
[; ;pic18f46j13.h: 15737: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f46j13.h: 15741: extern volatile unsigned char TMR1L @ 0xFCE;
"15743
[; ;pic18f46j13.h: 15743: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f46j13.h: 15746: typedef union {
[; ;pic18f46j13.h: 15747: struct {
[; ;pic18f46j13.h: 15748: unsigned TMR1L :8;
[; ;pic18f46j13.h: 15749: };
[; ;pic18f46j13.h: 15750: } TMR1Lbits_t;
[; ;pic18f46j13.h: 15751: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f46j13.h: 15760: extern volatile unsigned char TMR1H @ 0xFCF;
"15762
[; ;pic18f46j13.h: 15762: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f46j13.h: 15765: typedef union {
[; ;pic18f46j13.h: 15766: struct {
[; ;pic18f46j13.h: 15767: unsigned TMR1H :8;
[; ;pic18f46j13.h: 15768: };
[; ;pic18f46j13.h: 15769: } TMR1Hbits_t;
[; ;pic18f46j13.h: 15770: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f46j13.h: 15779: extern volatile unsigned char RCON @ 0xFD0;
"15781
[; ;pic18f46j13.h: 15781: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f46j13.h: 15784: typedef union {
[; ;pic18f46j13.h: 15785: struct {
[; ;pic18f46j13.h: 15786: unsigned NOT_BOR :1;
[; ;pic18f46j13.h: 15787: };
[; ;pic18f46j13.h: 15788: struct {
[; ;pic18f46j13.h: 15789: unsigned :1;
[; ;pic18f46j13.h: 15790: unsigned NOT_POR :1;
[; ;pic18f46j13.h: 15791: };
[; ;pic18f46j13.h: 15792: struct {
[; ;pic18f46j13.h: 15793: unsigned :2;
[; ;pic18f46j13.h: 15794: unsigned NOT_PD :1;
[; ;pic18f46j13.h: 15795: };
[; ;pic18f46j13.h: 15796: struct {
[; ;pic18f46j13.h: 15797: unsigned :3;
[; ;pic18f46j13.h: 15798: unsigned NOT_TO :1;
[; ;pic18f46j13.h: 15799: };
[; ;pic18f46j13.h: 15800: struct {
[; ;pic18f46j13.h: 15801: unsigned :4;
[; ;pic18f46j13.h: 15802: unsigned NOT_RI :1;
[; ;pic18f46j13.h: 15803: };
[; ;pic18f46j13.h: 15804: struct {
[; ;pic18f46j13.h: 15805: unsigned :5;
[; ;pic18f46j13.h: 15806: unsigned NOT_CM :1;
[; ;pic18f46j13.h: 15807: };
[; ;pic18f46j13.h: 15808: struct {
[; ;pic18f46j13.h: 15809: unsigned nBOR :1;
[; ;pic18f46j13.h: 15810: unsigned nPOR :1;
[; ;pic18f46j13.h: 15811: unsigned nPD :1;
[; ;pic18f46j13.h: 15812: unsigned nTO :1;
[; ;pic18f46j13.h: 15813: unsigned nRI :1;
[; ;pic18f46j13.h: 15814: unsigned nCM :1;
[; ;pic18f46j13.h: 15815: unsigned :1;
[; ;pic18f46j13.h: 15816: unsigned IPEN :1;
[; ;pic18f46j13.h: 15817: };
[; ;pic18f46j13.h: 15818: struct {
[; ;pic18f46j13.h: 15819: unsigned BOR :1;
[; ;pic18f46j13.h: 15820: unsigned POR :1;
[; ;pic18f46j13.h: 15821: unsigned PD :1;
[; ;pic18f46j13.h: 15822: unsigned TO :1;
[; ;pic18f46j13.h: 15823: unsigned RI :1;
[; ;pic18f46j13.h: 15824: unsigned CM :1;
[; ;pic18f46j13.h: 15825: };
[; ;pic18f46j13.h: 15826: } RCONbits_t;
[; ;pic18f46j13.h: 15827: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f46j13.h: 15926: extern volatile unsigned char CM2CON @ 0xFD1;
"15928
[; ;pic18f46j13.h: 15928: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f46j13.h: 15931: extern volatile unsigned char CM2CON1 @ 0xFD1;
"15933
[; ;pic18f46j13.h: 15933: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f46j13.h: 15936: typedef union {
[; ;pic18f46j13.h: 15937: struct {
[; ;pic18f46j13.h: 15938: unsigned CCH :2;
[; ;pic18f46j13.h: 15939: unsigned CREF :1;
[; ;pic18f46j13.h: 15940: unsigned EVPOL :2;
[; ;pic18f46j13.h: 15941: unsigned CPOL :1;
[; ;pic18f46j13.h: 15942: unsigned COE :1;
[; ;pic18f46j13.h: 15943: unsigned CON :1;
[; ;pic18f46j13.h: 15944: };
[; ;pic18f46j13.h: 15945: struct {
[; ;pic18f46j13.h: 15946: unsigned CCH0 :1;
[; ;pic18f46j13.h: 15947: unsigned CCH1 :1;
[; ;pic18f46j13.h: 15948: unsigned :1;
[; ;pic18f46j13.h: 15949: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 15950: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 15951: };
[; ;pic18f46j13.h: 15952: struct {
[; ;pic18f46j13.h: 15953: unsigned CCH02 :1;
[; ;pic18f46j13.h: 15954: };
[; ;pic18f46j13.h: 15955: struct {
[; ;pic18f46j13.h: 15956: unsigned :1;
[; ;pic18f46j13.h: 15957: unsigned CCH12 :1;
[; ;pic18f46j13.h: 15958: };
[; ;pic18f46j13.h: 15959: struct {
[; ;pic18f46j13.h: 15960: unsigned :6;
[; ;pic18f46j13.h: 15961: unsigned COE2 :1;
[; ;pic18f46j13.h: 15962: };
[; ;pic18f46j13.h: 15963: struct {
[; ;pic18f46j13.h: 15964: unsigned :7;
[; ;pic18f46j13.h: 15965: unsigned CON2 :1;
[; ;pic18f46j13.h: 15966: };
[; ;pic18f46j13.h: 15967: struct {
[; ;pic18f46j13.h: 15968: unsigned :5;
[; ;pic18f46j13.h: 15969: unsigned CPOL2 :1;
[; ;pic18f46j13.h: 15970: };
[; ;pic18f46j13.h: 15971: struct {
[; ;pic18f46j13.h: 15972: unsigned :2;
[; ;pic18f46j13.h: 15973: unsigned CREF2 :1;
[; ;pic18f46j13.h: 15974: };
[; ;pic18f46j13.h: 15975: struct {
[; ;pic18f46j13.h: 15976: unsigned :3;
[; ;pic18f46j13.h: 15977: unsigned EVPOL02 :1;
[; ;pic18f46j13.h: 15978: };
[; ;pic18f46j13.h: 15979: struct {
[; ;pic18f46j13.h: 15980: unsigned :4;
[; ;pic18f46j13.h: 15981: unsigned EVPOL12 :1;
[; ;pic18f46j13.h: 15982: };
[; ;pic18f46j13.h: 15983: } CM2CONbits_t;
[; ;pic18f46j13.h: 15984: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f46j13.h: 16077: typedef union {
[; ;pic18f46j13.h: 16078: struct {
[; ;pic18f46j13.h: 16079: unsigned CCH :2;
[; ;pic18f46j13.h: 16080: unsigned CREF :1;
[; ;pic18f46j13.h: 16081: unsigned EVPOL :2;
[; ;pic18f46j13.h: 16082: unsigned CPOL :1;
[; ;pic18f46j13.h: 16083: unsigned COE :1;
[; ;pic18f46j13.h: 16084: unsigned CON :1;
[; ;pic18f46j13.h: 16085: };
[; ;pic18f46j13.h: 16086: struct {
[; ;pic18f46j13.h: 16087: unsigned CCH0 :1;
[; ;pic18f46j13.h: 16088: unsigned CCH1 :1;
[; ;pic18f46j13.h: 16089: unsigned :1;
[; ;pic18f46j13.h: 16090: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 16091: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 16092: };
[; ;pic18f46j13.h: 16093: struct {
[; ;pic18f46j13.h: 16094: unsigned CCH02 :1;
[; ;pic18f46j13.h: 16095: };
[; ;pic18f46j13.h: 16096: struct {
[; ;pic18f46j13.h: 16097: unsigned :1;
[; ;pic18f46j13.h: 16098: unsigned CCH12 :1;
[; ;pic18f46j13.h: 16099: };
[; ;pic18f46j13.h: 16100: struct {
[; ;pic18f46j13.h: 16101: unsigned :6;
[; ;pic18f46j13.h: 16102: unsigned COE2 :1;
[; ;pic18f46j13.h: 16103: };
[; ;pic18f46j13.h: 16104: struct {
[; ;pic18f46j13.h: 16105: unsigned :7;
[; ;pic18f46j13.h: 16106: unsigned CON2 :1;
[; ;pic18f46j13.h: 16107: };
[; ;pic18f46j13.h: 16108: struct {
[; ;pic18f46j13.h: 16109: unsigned :5;
[; ;pic18f46j13.h: 16110: unsigned CPOL2 :1;
[; ;pic18f46j13.h: 16111: };
[; ;pic18f46j13.h: 16112: struct {
[; ;pic18f46j13.h: 16113: unsigned :2;
[; ;pic18f46j13.h: 16114: unsigned CREF2 :1;
[; ;pic18f46j13.h: 16115: };
[; ;pic18f46j13.h: 16116: struct {
[; ;pic18f46j13.h: 16117: unsigned :3;
[; ;pic18f46j13.h: 16118: unsigned EVPOL02 :1;
[; ;pic18f46j13.h: 16119: };
[; ;pic18f46j13.h: 16120: struct {
[; ;pic18f46j13.h: 16121: unsigned :4;
[; ;pic18f46j13.h: 16122: unsigned EVPOL12 :1;
[; ;pic18f46j13.h: 16123: };
[; ;pic18f46j13.h: 16124: } CM2CON1bits_t;
[; ;pic18f46j13.h: 16125: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f46j13.h: 16219: extern volatile unsigned char CM1CON @ 0xFD2;
"16221
[; ;pic18f46j13.h: 16221: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f46j13.h: 16224: extern volatile unsigned char CM1CON1 @ 0xFD2;
"16226
[; ;pic18f46j13.h: 16226: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f46j13.h: 16229: typedef union {
[; ;pic18f46j13.h: 16230: struct {
[; ;pic18f46j13.h: 16231: unsigned CCH :2;
[; ;pic18f46j13.h: 16232: unsigned CREF :1;
[; ;pic18f46j13.h: 16233: unsigned EVPOL :2;
[; ;pic18f46j13.h: 16234: unsigned CPOL :1;
[; ;pic18f46j13.h: 16235: unsigned COE :1;
[; ;pic18f46j13.h: 16236: unsigned CON :1;
[; ;pic18f46j13.h: 16237: };
[; ;pic18f46j13.h: 16238: struct {
[; ;pic18f46j13.h: 16239: unsigned CCH0 :1;
[; ;pic18f46j13.h: 16240: unsigned CCH1 :1;
[; ;pic18f46j13.h: 16241: unsigned :1;
[; ;pic18f46j13.h: 16242: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 16243: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 16244: };
[; ;pic18f46j13.h: 16245: struct {
[; ;pic18f46j13.h: 16246: unsigned C1CH0 :1;
[; ;pic18f46j13.h: 16247: };
[; ;pic18f46j13.h: 16248: struct {
[; ;pic18f46j13.h: 16249: unsigned :1;
[; ;pic18f46j13.h: 16250: unsigned C1CH1 :1;
[; ;pic18f46j13.h: 16251: };
[; ;pic18f46j13.h: 16252: struct {
[; ;pic18f46j13.h: 16253: unsigned CCH01 :1;
[; ;pic18f46j13.h: 16254: };
[; ;pic18f46j13.h: 16255: struct {
[; ;pic18f46j13.h: 16256: unsigned :1;
[; ;pic18f46j13.h: 16257: unsigned CCH11 :1;
[; ;pic18f46j13.h: 16258: };
[; ;pic18f46j13.h: 16259: struct {
[; ;pic18f46j13.h: 16260: unsigned :6;
[; ;pic18f46j13.h: 16261: unsigned COE1 :1;
[; ;pic18f46j13.h: 16262: };
[; ;pic18f46j13.h: 16263: struct {
[; ;pic18f46j13.h: 16264: unsigned :7;
[; ;pic18f46j13.h: 16265: unsigned CON1 :1;
[; ;pic18f46j13.h: 16266: };
[; ;pic18f46j13.h: 16267: struct {
[; ;pic18f46j13.h: 16268: unsigned :5;
[; ;pic18f46j13.h: 16269: unsigned CPOL1 :1;
[; ;pic18f46j13.h: 16270: };
[; ;pic18f46j13.h: 16271: struct {
[; ;pic18f46j13.h: 16272: unsigned :2;
[; ;pic18f46j13.h: 16273: unsigned CREF1 :1;
[; ;pic18f46j13.h: 16274: };
[; ;pic18f46j13.h: 16275: struct {
[; ;pic18f46j13.h: 16276: unsigned :3;
[; ;pic18f46j13.h: 16277: unsigned EVPOL01 :1;
[; ;pic18f46j13.h: 16278: };
[; ;pic18f46j13.h: 16279: struct {
[; ;pic18f46j13.h: 16280: unsigned :4;
[; ;pic18f46j13.h: 16281: unsigned EVPOL11 :1;
[; ;pic18f46j13.h: 16282: };
[; ;pic18f46j13.h: 16283: } CM1CONbits_t;
[; ;pic18f46j13.h: 16284: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f46j13.h: 16387: typedef union {
[; ;pic18f46j13.h: 16388: struct {
[; ;pic18f46j13.h: 16389: unsigned CCH :2;
[; ;pic18f46j13.h: 16390: unsigned CREF :1;
[; ;pic18f46j13.h: 16391: unsigned EVPOL :2;
[; ;pic18f46j13.h: 16392: unsigned CPOL :1;
[; ;pic18f46j13.h: 16393: unsigned COE :1;
[; ;pic18f46j13.h: 16394: unsigned CON :1;
[; ;pic18f46j13.h: 16395: };
[; ;pic18f46j13.h: 16396: struct {
[; ;pic18f46j13.h: 16397: unsigned CCH0 :1;
[; ;pic18f46j13.h: 16398: unsigned CCH1 :1;
[; ;pic18f46j13.h: 16399: unsigned :1;
[; ;pic18f46j13.h: 16400: unsigned EVPOL0 :1;
[; ;pic18f46j13.h: 16401: unsigned EVPOL1 :1;
[; ;pic18f46j13.h: 16402: };
[; ;pic18f46j13.h: 16403: struct {
[; ;pic18f46j13.h: 16404: unsigned C1CH0 :1;
[; ;pic18f46j13.h: 16405: };
[; ;pic18f46j13.h: 16406: struct {
[; ;pic18f46j13.h: 16407: unsigned :1;
[; ;pic18f46j13.h: 16408: unsigned C1CH1 :1;
[; ;pic18f46j13.h: 16409: };
[; ;pic18f46j13.h: 16410: struct {
[; ;pic18f46j13.h: 16411: unsigned CCH01 :1;
[; ;pic18f46j13.h: 16412: };
[; ;pic18f46j13.h: 16413: struct {
[; ;pic18f46j13.h: 16414: unsigned :1;
[; ;pic18f46j13.h: 16415: unsigned CCH11 :1;
[; ;pic18f46j13.h: 16416: };
[; ;pic18f46j13.h: 16417: struct {
[; ;pic18f46j13.h: 16418: unsigned :6;
[; ;pic18f46j13.h: 16419: unsigned COE1 :1;
[; ;pic18f46j13.h: 16420: };
[; ;pic18f46j13.h: 16421: struct {
[; ;pic18f46j13.h: 16422: unsigned :7;
[; ;pic18f46j13.h: 16423: unsigned CON1 :1;
[; ;pic18f46j13.h: 16424: };
[; ;pic18f46j13.h: 16425: struct {
[; ;pic18f46j13.h: 16426: unsigned :5;
[; ;pic18f46j13.h: 16427: unsigned CPOL1 :1;
[; ;pic18f46j13.h: 16428: };
[; ;pic18f46j13.h: 16429: struct {
[; ;pic18f46j13.h: 16430: unsigned :2;
[; ;pic18f46j13.h: 16431: unsigned CREF1 :1;
[; ;pic18f46j13.h: 16432: };
[; ;pic18f46j13.h: 16433: struct {
[; ;pic18f46j13.h: 16434: unsigned :3;
[; ;pic18f46j13.h: 16435: unsigned EVPOL01 :1;
[; ;pic18f46j13.h: 16436: };
[; ;pic18f46j13.h: 16437: struct {
[; ;pic18f46j13.h: 16438: unsigned :4;
[; ;pic18f46j13.h: 16439: unsigned EVPOL11 :1;
[; ;pic18f46j13.h: 16440: };
[; ;pic18f46j13.h: 16441: } CM1CON1bits_t;
[; ;pic18f46j13.h: 16442: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f46j13.h: 16546: extern volatile unsigned char OSCCON @ 0xFD3;
"16548
[; ;pic18f46j13.h: 16548: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f46j13.h: 16551: typedef union {
[; ;pic18f46j13.h: 16552: struct {
[; ;pic18f46j13.h: 16553: unsigned SCS :2;
[; ;pic18f46j13.h: 16554: unsigned :1;
[; ;pic18f46j13.h: 16555: unsigned OSTS :1;
[; ;pic18f46j13.h: 16556: unsigned IRCF :3;
[; ;pic18f46j13.h: 16557: unsigned IDLEN :1;
[; ;pic18f46j13.h: 16558: };
[; ;pic18f46j13.h: 16559: struct {
[; ;pic18f46j13.h: 16560: unsigned SCS0 :1;
[; ;pic18f46j13.h: 16561: unsigned SCS1 :1;
[; ;pic18f46j13.h: 16562: unsigned :2;
[; ;pic18f46j13.h: 16563: unsigned IRCF0 :1;
[; ;pic18f46j13.h: 16564: unsigned IRCF1 :1;
[; ;pic18f46j13.h: 16565: unsigned IRCF2 :1;
[; ;pic18f46j13.h: 16566: };
[; ;pic18f46j13.h: 16567: } OSCCONbits_t;
[; ;pic18f46j13.h: 16568: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f46j13.h: 16617: extern volatile unsigned char T0CON @ 0xFD5;
"16619
[; ;pic18f46j13.h: 16619: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f46j13.h: 16622: typedef union {
[; ;pic18f46j13.h: 16623: struct {
[; ;pic18f46j13.h: 16624: unsigned T0PS :3;
[; ;pic18f46j13.h: 16625: unsigned PSA :1;
[; ;pic18f46j13.h: 16626: unsigned T0SE :1;
[; ;pic18f46j13.h: 16627: unsigned T0CS :1;
[; ;pic18f46j13.h: 16628: unsigned T08BIT :1;
[; ;pic18f46j13.h: 16629: unsigned TMR0ON :1;
[; ;pic18f46j13.h: 16630: };
[; ;pic18f46j13.h: 16631: struct {
[; ;pic18f46j13.h: 16632: unsigned T0PS0 :1;
[; ;pic18f46j13.h: 16633: unsigned T0PS1 :1;
[; ;pic18f46j13.h: 16634: unsigned T0PS2 :1;
[; ;pic18f46j13.h: 16635: };
[; ;pic18f46j13.h: 16636: } T0CONbits_t;
[; ;pic18f46j13.h: 16637: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f46j13.h: 16686: extern volatile unsigned short TMR0 @ 0xFD6;
"16688
[; ;pic18f46j13.h: 16688: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f46j13.h: 16692: extern volatile unsigned char TMR0L @ 0xFD6;
"16694
[; ;pic18f46j13.h: 16694: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f46j13.h: 16697: typedef union {
[; ;pic18f46j13.h: 16698: struct {
[; ;pic18f46j13.h: 16699: unsigned TMR0L :8;
[; ;pic18f46j13.h: 16700: };
[; ;pic18f46j13.h: 16701: } TMR0Lbits_t;
[; ;pic18f46j13.h: 16702: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f46j13.h: 16711: extern volatile unsigned char TMR0H @ 0xFD7;
"16713
[; ;pic18f46j13.h: 16713: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f46j13.h: 16716: typedef union {
[; ;pic18f46j13.h: 16717: struct {
[; ;pic18f46j13.h: 16718: unsigned TMR0H :8;
[; ;pic18f46j13.h: 16719: };
[; ;pic18f46j13.h: 16720: } TMR0Hbits_t;
[; ;pic18f46j13.h: 16721: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f46j13.h: 16730: extern volatile unsigned char STATUS @ 0xFD8;
"16732
[; ;pic18f46j13.h: 16732: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f46j13.h: 16735: typedef union {
[; ;pic18f46j13.h: 16736: struct {
[; ;pic18f46j13.h: 16737: unsigned C :1;
[; ;pic18f46j13.h: 16738: unsigned DC :1;
[; ;pic18f46j13.h: 16739: unsigned Z :1;
[; ;pic18f46j13.h: 16740: unsigned OV :1;
[; ;pic18f46j13.h: 16741: unsigned N :1;
[; ;pic18f46j13.h: 16742: };
[; ;pic18f46j13.h: 16743: struct {
[; ;pic18f46j13.h: 16744: unsigned CARRY :1;
[; ;pic18f46j13.h: 16745: };
[; ;pic18f46j13.h: 16746: struct {
[; ;pic18f46j13.h: 16747: unsigned :4;
[; ;pic18f46j13.h: 16748: unsigned NEGATIVE :1;
[; ;pic18f46j13.h: 16749: };
[; ;pic18f46j13.h: 16750: struct {
[; ;pic18f46j13.h: 16751: unsigned :3;
[; ;pic18f46j13.h: 16752: unsigned OVERFLOW :1;
[; ;pic18f46j13.h: 16753: };
[; ;pic18f46j13.h: 16754: struct {
[; ;pic18f46j13.h: 16755: unsigned :2;
[; ;pic18f46j13.h: 16756: unsigned ZERO :1;
[; ;pic18f46j13.h: 16757: };
[; ;pic18f46j13.h: 16758: } STATUSbits_t;
[; ;pic18f46j13.h: 16759: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f46j13.h: 16808: extern volatile unsigned short FSR2 @ 0xFD9;
"16810
[; ;pic18f46j13.h: 16810: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f46j13.h: 16814: extern volatile unsigned char FSR2L @ 0xFD9;
"16816
[; ;pic18f46j13.h: 16816: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f46j13.h: 16819: typedef union {
[; ;pic18f46j13.h: 16820: struct {
[; ;pic18f46j13.h: 16821: unsigned FSR2L :8;
[; ;pic18f46j13.h: 16822: };
[; ;pic18f46j13.h: 16823: } FSR2Lbits_t;
[; ;pic18f46j13.h: 16824: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f46j13.h: 16833: extern volatile unsigned char FSR2H @ 0xFDA;
"16835
[; ;pic18f46j13.h: 16835: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f46j13.h: 16839: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16841
[; ;pic18f46j13.h: 16841: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f46j13.h: 16844: typedef union {
[; ;pic18f46j13.h: 16845: struct {
[; ;pic18f46j13.h: 16846: unsigned PLUSW2 :8;
[; ;pic18f46j13.h: 16847: };
[; ;pic18f46j13.h: 16848: } PLUSW2bits_t;
[; ;pic18f46j13.h: 16849: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f46j13.h: 16858: extern volatile unsigned char PREINC2 @ 0xFDC;
"16860
[; ;pic18f46j13.h: 16860: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f46j13.h: 16863: typedef union {
[; ;pic18f46j13.h: 16864: struct {
[; ;pic18f46j13.h: 16865: unsigned PREINC2 :8;
[; ;pic18f46j13.h: 16866: };
[; ;pic18f46j13.h: 16867: } PREINC2bits_t;
[; ;pic18f46j13.h: 16868: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f46j13.h: 16877: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16879
[; ;pic18f46j13.h: 16879: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f46j13.h: 16882: typedef union {
[; ;pic18f46j13.h: 16883: struct {
[; ;pic18f46j13.h: 16884: unsigned POSTDEC2 :8;
[; ;pic18f46j13.h: 16885: };
[; ;pic18f46j13.h: 16886: } POSTDEC2bits_t;
[; ;pic18f46j13.h: 16887: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f46j13.h: 16896: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16898
[; ;pic18f46j13.h: 16898: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f46j13.h: 16901: typedef union {
[; ;pic18f46j13.h: 16902: struct {
[; ;pic18f46j13.h: 16903: unsigned POSTINC2 :8;
[; ;pic18f46j13.h: 16904: };
[; ;pic18f46j13.h: 16905: } POSTINC2bits_t;
[; ;pic18f46j13.h: 16906: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f46j13.h: 16915: extern volatile unsigned char INDF2 @ 0xFDF;
"16917
[; ;pic18f46j13.h: 16917: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f46j13.h: 16920: typedef union {
[; ;pic18f46j13.h: 16921: struct {
[; ;pic18f46j13.h: 16922: unsigned INDF2 :8;
[; ;pic18f46j13.h: 16923: };
[; ;pic18f46j13.h: 16924: } INDF2bits_t;
[; ;pic18f46j13.h: 16925: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f46j13.h: 16934: extern volatile unsigned char BSR @ 0xFE0;
"16936
[; ;pic18f46j13.h: 16936: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f46j13.h: 16940: extern volatile unsigned short FSR1 @ 0xFE1;
"16942
[; ;pic18f46j13.h: 16942: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f46j13.h: 16946: extern volatile unsigned char FSR1L @ 0xFE1;
"16948
[; ;pic18f46j13.h: 16948: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f46j13.h: 16951: typedef union {
[; ;pic18f46j13.h: 16952: struct {
[; ;pic18f46j13.h: 16953: unsigned FSR1L :8;
[; ;pic18f46j13.h: 16954: };
[; ;pic18f46j13.h: 16955: } FSR1Lbits_t;
[; ;pic18f46j13.h: 16956: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f46j13.h: 16965: extern volatile unsigned char FSR1H @ 0xFE2;
"16967
[; ;pic18f46j13.h: 16967: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f46j13.h: 16971: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16973
[; ;pic18f46j13.h: 16973: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f46j13.h: 16976: typedef union {
[; ;pic18f46j13.h: 16977: struct {
[; ;pic18f46j13.h: 16978: unsigned PLUSW1 :8;
[; ;pic18f46j13.h: 16979: };
[; ;pic18f46j13.h: 16980: } PLUSW1bits_t;
[; ;pic18f46j13.h: 16981: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f46j13.h: 16990: extern volatile unsigned char PREINC1 @ 0xFE4;
"16992
[; ;pic18f46j13.h: 16992: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f46j13.h: 16995: typedef union {
[; ;pic18f46j13.h: 16996: struct {
[; ;pic18f46j13.h: 16997: unsigned PREINC1 :8;
[; ;pic18f46j13.h: 16998: };
[; ;pic18f46j13.h: 16999: } PREINC1bits_t;
[; ;pic18f46j13.h: 17000: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f46j13.h: 17009: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"17011
[; ;pic18f46j13.h: 17011: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f46j13.h: 17014: typedef union {
[; ;pic18f46j13.h: 17015: struct {
[; ;pic18f46j13.h: 17016: unsigned POSTDEC1 :8;
[; ;pic18f46j13.h: 17017: };
[; ;pic18f46j13.h: 17018: } POSTDEC1bits_t;
[; ;pic18f46j13.h: 17019: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f46j13.h: 17028: extern volatile unsigned char POSTINC1 @ 0xFE6;
"17030
[; ;pic18f46j13.h: 17030: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f46j13.h: 17033: typedef union {
[; ;pic18f46j13.h: 17034: struct {
[; ;pic18f46j13.h: 17035: unsigned POSTINC1 :8;
[; ;pic18f46j13.h: 17036: };
[; ;pic18f46j13.h: 17037: } POSTINC1bits_t;
[; ;pic18f46j13.h: 17038: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f46j13.h: 17047: extern volatile unsigned char INDF1 @ 0xFE7;
"17049
[; ;pic18f46j13.h: 17049: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f46j13.h: 17052: typedef union {
[; ;pic18f46j13.h: 17053: struct {
[; ;pic18f46j13.h: 17054: unsigned INDF1 :8;
[; ;pic18f46j13.h: 17055: };
[; ;pic18f46j13.h: 17056: } INDF1bits_t;
[; ;pic18f46j13.h: 17057: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f46j13.h: 17066: extern volatile unsigned char WREG @ 0xFE8;
"17068
[; ;pic18f46j13.h: 17068: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f46j13.h: 17071: typedef union {
[; ;pic18f46j13.h: 17072: struct {
[; ;pic18f46j13.h: 17073: unsigned WREG :8;
[; ;pic18f46j13.h: 17074: };
[; ;pic18f46j13.h: 17075: } WREGbits_t;
[; ;pic18f46j13.h: 17076: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f46j13.h: 17085: extern volatile unsigned short FSR0 @ 0xFE9;
"17087
[; ;pic18f46j13.h: 17087: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f46j13.h: 17091: extern volatile unsigned char FSR0L @ 0xFE9;
"17093
[; ;pic18f46j13.h: 17093: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f46j13.h: 17096: typedef union {
[; ;pic18f46j13.h: 17097: struct {
[; ;pic18f46j13.h: 17098: unsigned FSR0L :8;
[; ;pic18f46j13.h: 17099: };
[; ;pic18f46j13.h: 17100: } FSR0Lbits_t;
[; ;pic18f46j13.h: 17101: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f46j13.h: 17110: extern volatile unsigned char FSR0H @ 0xFEA;
"17112
[; ;pic18f46j13.h: 17112: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f46j13.h: 17116: extern volatile unsigned char PLUSW0 @ 0xFEB;
"17118
[; ;pic18f46j13.h: 17118: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f46j13.h: 17121: typedef union {
[; ;pic18f46j13.h: 17122: struct {
[; ;pic18f46j13.h: 17123: unsigned PLUSW0 :8;
[; ;pic18f46j13.h: 17124: };
[; ;pic18f46j13.h: 17125: } PLUSW0bits_t;
[; ;pic18f46j13.h: 17126: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f46j13.h: 17135: extern volatile unsigned char PREINC0 @ 0xFEC;
"17137
[; ;pic18f46j13.h: 17137: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f46j13.h: 17140: typedef union {
[; ;pic18f46j13.h: 17141: struct {
[; ;pic18f46j13.h: 17142: unsigned PREINC0 :8;
[; ;pic18f46j13.h: 17143: };
[; ;pic18f46j13.h: 17144: } PREINC0bits_t;
[; ;pic18f46j13.h: 17145: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f46j13.h: 17154: extern volatile unsigned char POSTDEC0 @ 0xFED;
"17156
[; ;pic18f46j13.h: 17156: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f46j13.h: 17159: typedef union {
[; ;pic18f46j13.h: 17160: struct {
[; ;pic18f46j13.h: 17161: unsigned POSTDEC0 :8;
[; ;pic18f46j13.h: 17162: };
[; ;pic18f46j13.h: 17163: } POSTDEC0bits_t;
[; ;pic18f46j13.h: 17164: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f46j13.h: 17173: extern volatile unsigned char POSTINC0 @ 0xFEE;
"17175
[; ;pic18f46j13.h: 17175: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f46j13.h: 17178: typedef union {
[; ;pic18f46j13.h: 17179: struct {
[; ;pic18f46j13.h: 17180: unsigned POSTINC0 :8;
[; ;pic18f46j13.h: 17181: };
[; ;pic18f46j13.h: 17182: } POSTINC0bits_t;
[; ;pic18f46j13.h: 17183: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f46j13.h: 17192: extern volatile unsigned char INDF0 @ 0xFEF;
"17194
[; ;pic18f46j13.h: 17194: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f46j13.h: 17197: typedef union {
[; ;pic18f46j13.h: 17198: struct {
[; ;pic18f46j13.h: 17199: unsigned INDF0 :8;
[; ;pic18f46j13.h: 17200: };
[; ;pic18f46j13.h: 17201: } INDF0bits_t;
[; ;pic18f46j13.h: 17202: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f46j13.h: 17211: extern volatile unsigned char INTCON3 @ 0xFF0;
"17213
[; ;pic18f46j13.h: 17213: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f46j13.h: 17216: typedef union {
[; ;pic18f46j13.h: 17217: struct {
[; ;pic18f46j13.h: 17218: unsigned INT1IF :1;
[; ;pic18f46j13.h: 17219: unsigned INT2IF :1;
[; ;pic18f46j13.h: 17220: unsigned INT3IF :1;
[; ;pic18f46j13.h: 17221: unsigned INT1IE :1;
[; ;pic18f46j13.h: 17222: unsigned INT2IE :1;
[; ;pic18f46j13.h: 17223: unsigned INT3IE :1;
[; ;pic18f46j13.h: 17224: unsigned INT1IP :1;
[; ;pic18f46j13.h: 17225: unsigned INT2IP :1;
[; ;pic18f46j13.h: 17226: };
[; ;pic18f46j13.h: 17227: struct {
[; ;pic18f46j13.h: 17228: unsigned INT1F :1;
[; ;pic18f46j13.h: 17229: unsigned INT2F :1;
[; ;pic18f46j13.h: 17230: unsigned INT3F :1;
[; ;pic18f46j13.h: 17231: unsigned INT1E :1;
[; ;pic18f46j13.h: 17232: unsigned INT2E :1;
[; ;pic18f46j13.h: 17233: unsigned INT3E :1;
[; ;pic18f46j13.h: 17234: unsigned INT1P :1;
[; ;pic18f46j13.h: 17235: unsigned INT2P :1;
[; ;pic18f46j13.h: 17236: };
[; ;pic18f46j13.h: 17237: } INTCON3bits_t;
[; ;pic18f46j13.h: 17238: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f46j13.h: 17322: extern volatile unsigned char INTCON2 @ 0xFF1;
"17324
[; ;pic18f46j13.h: 17324: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f46j13.h: 17327: typedef union {
[; ;pic18f46j13.h: 17328: struct {
[; ;pic18f46j13.h: 17329: unsigned :7;
[; ;pic18f46j13.h: 17330: unsigned NOT_RBPU :1;
[; ;pic18f46j13.h: 17331: };
[; ;pic18f46j13.h: 17332: struct {
[; ;pic18f46j13.h: 17333: unsigned RBIP :1;
[; ;pic18f46j13.h: 17334: unsigned INT3IP :1;
[; ;pic18f46j13.h: 17335: unsigned TMR0IP :1;
[; ;pic18f46j13.h: 17336: unsigned INTEDG3 :1;
[; ;pic18f46j13.h: 17337: unsigned INTEDG2 :1;
[; ;pic18f46j13.h: 17338: unsigned INTEDG1 :1;
[; ;pic18f46j13.h: 17339: unsigned INTEDG0 :1;
[; ;pic18f46j13.h: 17340: unsigned nRBPU :1;
[; ;pic18f46j13.h: 17341: };
[; ;pic18f46j13.h: 17342: struct {
[; ;pic18f46j13.h: 17343: unsigned :1;
[; ;pic18f46j13.h: 17344: unsigned INT3P :1;
[; ;pic18f46j13.h: 17345: unsigned T0IP :1;
[; ;pic18f46j13.h: 17346: unsigned :4;
[; ;pic18f46j13.h: 17347: unsigned RBPU :1;
[; ;pic18f46j13.h: 17348: };
[; ;pic18f46j13.h: 17349: } INTCON2bits_t;
[; ;pic18f46j13.h: 17350: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f46j13.h: 17414: extern volatile unsigned char INTCON @ 0xFF2;
"17416
[; ;pic18f46j13.h: 17416: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f46j13.h: 17419: typedef union {
[; ;pic18f46j13.h: 17420: struct {
[; ;pic18f46j13.h: 17421: unsigned RBIF :1;
[; ;pic18f46j13.h: 17422: unsigned INT0IF :1;
[; ;pic18f46j13.h: 17423: unsigned TMR0IF :1;
[; ;pic18f46j13.h: 17424: unsigned RBIE :1;
[; ;pic18f46j13.h: 17425: unsigned INT0IE :1;
[; ;pic18f46j13.h: 17426: unsigned TMR0IE :1;
[; ;pic18f46j13.h: 17427: unsigned PEIE_GIEL :1;
[; ;pic18f46j13.h: 17428: unsigned GIE_GIEH :1;
[; ;pic18f46j13.h: 17429: };
[; ;pic18f46j13.h: 17430: struct {
[; ;pic18f46j13.h: 17431: unsigned :1;
[; ;pic18f46j13.h: 17432: unsigned INT0F :1;
[; ;pic18f46j13.h: 17433: unsigned T0IF :1;
[; ;pic18f46j13.h: 17434: unsigned :1;
[; ;pic18f46j13.h: 17435: unsigned INT0E :1;
[; ;pic18f46j13.h: 17436: unsigned T0IE :1;
[; ;pic18f46j13.h: 17437: unsigned PEIE :1;
[; ;pic18f46j13.h: 17438: unsigned GIE :1;
[; ;pic18f46j13.h: 17439: };
[; ;pic18f46j13.h: 17440: struct {
[; ;pic18f46j13.h: 17441: unsigned :6;
[; ;pic18f46j13.h: 17442: unsigned GIEL :1;
[; ;pic18f46j13.h: 17443: unsigned GIEH :1;
[; ;pic18f46j13.h: 17444: };
[; ;pic18f46j13.h: 17445: } INTCONbits_t;
[; ;pic18f46j13.h: 17446: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f46j13.h: 17530: extern volatile unsigned short PROD @ 0xFF3;
"17532
[; ;pic18f46j13.h: 17532: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f46j13.h: 17536: extern volatile unsigned char PRODL @ 0xFF3;
"17538
[; ;pic18f46j13.h: 17538: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f46j13.h: 17541: typedef union {
[; ;pic18f46j13.h: 17542: struct {
[; ;pic18f46j13.h: 17543: unsigned PRODL :8;
[; ;pic18f46j13.h: 17544: };
[; ;pic18f46j13.h: 17545: } PRODLbits_t;
[; ;pic18f46j13.h: 17546: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f46j13.h: 17555: extern volatile unsigned char PRODH @ 0xFF4;
"17557
[; ;pic18f46j13.h: 17557: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f46j13.h: 17560: typedef union {
[; ;pic18f46j13.h: 17561: struct {
[; ;pic18f46j13.h: 17562: unsigned PRODH :8;
[; ;pic18f46j13.h: 17563: };
[; ;pic18f46j13.h: 17564: } PRODHbits_t;
[; ;pic18f46j13.h: 17565: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f46j13.h: 17574: extern volatile unsigned char TABLAT @ 0xFF5;
"17576
[; ;pic18f46j13.h: 17576: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f46j13.h: 17579: typedef union {
[; ;pic18f46j13.h: 17580: struct {
[; ;pic18f46j13.h: 17581: unsigned TABLAT :8;
[; ;pic18f46j13.h: 17582: };
[; ;pic18f46j13.h: 17583: } TABLATbits_t;
[; ;pic18f46j13.h: 17584: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f46j13.h: 17594: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17597
[; ;pic18f46j13.h: 17597: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f46j13.h: 17601: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17603
[; ;pic18f46j13.h: 17603: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f46j13.h: 17606: typedef union {
[; ;pic18f46j13.h: 17607: struct {
[; ;pic18f46j13.h: 17608: unsigned TBLPTRL :8;
[; ;pic18f46j13.h: 17609: };
[; ;pic18f46j13.h: 17610: } TBLPTRLbits_t;
[; ;pic18f46j13.h: 17611: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f46j13.h: 17620: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17622
[; ;pic18f46j13.h: 17622: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f46j13.h: 17625: typedef union {
[; ;pic18f46j13.h: 17626: struct {
[; ;pic18f46j13.h: 17627: unsigned TBLPTRH :8;
[; ;pic18f46j13.h: 17628: };
[; ;pic18f46j13.h: 17629: } TBLPTRHbits_t;
[; ;pic18f46j13.h: 17630: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f46j13.h: 17639: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17641
[; ;pic18f46j13.h: 17641: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f46j13.h: 17646: extern volatile unsigned short long PCLAT @ 0xFF9;
"17649
[; ;pic18f46j13.h: 17649: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f46j13.h: 17653: extern volatile unsigned short long PC @ 0xFF9;
"17656
[; ;pic18f46j13.h: 17656: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f46j13.h: 17660: extern volatile unsigned char PCL @ 0xFF9;
"17662
[; ;pic18f46j13.h: 17662: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f46j13.h: 17665: typedef union {
[; ;pic18f46j13.h: 17666: struct {
[; ;pic18f46j13.h: 17667: unsigned PCL :8;
[; ;pic18f46j13.h: 17668: };
[; ;pic18f46j13.h: 17669: } PCLbits_t;
[; ;pic18f46j13.h: 17670: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f46j13.h: 17679: extern volatile unsigned char PCLATH @ 0xFFA;
"17681
[; ;pic18f46j13.h: 17681: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f46j13.h: 17684: typedef union {
[; ;pic18f46j13.h: 17685: struct {
[; ;pic18f46j13.h: 17686: unsigned PCH :8;
[; ;pic18f46j13.h: 17687: };
[; ;pic18f46j13.h: 17688: } PCLATHbits_t;
[; ;pic18f46j13.h: 17689: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f46j13.h: 17698: extern volatile unsigned char PCLATU @ 0xFFB;
"17700
[; ;pic18f46j13.h: 17700: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f46j13.h: 17704: extern volatile unsigned char STKPTR @ 0xFFC;
"17706
[; ;pic18f46j13.h: 17706: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f46j13.h: 17709: typedef union {
[; ;pic18f46j13.h: 17710: struct {
[; ;pic18f46j13.h: 17711: unsigned STKPTR :5;
[; ;pic18f46j13.h: 17712: unsigned :1;
[; ;pic18f46j13.h: 17713: unsigned STKUNF :1;
[; ;pic18f46j13.h: 17714: unsigned STKFUL :1;
[; ;pic18f46j13.h: 17715: };
[; ;pic18f46j13.h: 17716: struct {
[; ;pic18f46j13.h: 17717: unsigned SP0 :1;
[; ;pic18f46j13.h: 17718: unsigned SP1 :1;
[; ;pic18f46j13.h: 17719: unsigned SP2 :1;
[; ;pic18f46j13.h: 17720: unsigned SP3 :1;
[; ;pic18f46j13.h: 17721: unsigned SP4 :1;
[; ;pic18f46j13.h: 17722: unsigned :2;
[; ;pic18f46j13.h: 17723: unsigned STKOVF :1;
[; ;pic18f46j13.h: 17724: };
[; ;pic18f46j13.h: 17725: } STKPTRbits_t;
[; ;pic18f46j13.h: 17726: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f46j13.h: 17776: extern volatile unsigned short long TOS @ 0xFFD;
"17779
[; ;pic18f46j13.h: 17779: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f46j13.h: 17783: extern volatile unsigned char TOSL @ 0xFFD;
"17785
[; ;pic18f46j13.h: 17785: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f46j13.h: 17788: typedef union {
[; ;pic18f46j13.h: 17789: struct {
[; ;pic18f46j13.h: 17790: unsigned TOSL :8;
[; ;pic18f46j13.h: 17791: };
[; ;pic18f46j13.h: 17792: } TOSLbits_t;
[; ;pic18f46j13.h: 17793: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f46j13.h: 17802: extern volatile unsigned char TOSH @ 0xFFE;
"17804
[; ;pic18f46j13.h: 17804: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f46j13.h: 17807: typedef union {
[; ;pic18f46j13.h: 17808: struct {
[; ;pic18f46j13.h: 17809: unsigned TOSH :8;
[; ;pic18f46j13.h: 17810: };
[; ;pic18f46j13.h: 17811: } TOSHbits_t;
[; ;pic18f46j13.h: 17812: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f46j13.h: 17821: extern volatile unsigned char TOSU @ 0xFFF;
"17823
[; ;pic18f46j13.h: 17823: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f46j13.h: 17833: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f46j13.h: 17835: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f46j13.h: 17837: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f46j13.h: 17839: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f46j13.h: 17841: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j13.h: 17843: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46j13.h: 17845: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j13.h: 17847: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46j13.h: 17849: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f46j13.h: 17851: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f46j13.h: 17853: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46j13.h: 17855: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f46j13.h: 17857: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f46j13.h: 17859: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f46j13.h: 17861: extern volatile __bit ADCMD @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f46j13.h: 17863: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f46j13.h: 17865: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f46j13.h: 17867: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f46j13.h: 17869: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j13.h: 17871: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f46j13.h: 17873: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j13.h: 17875: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f46j13.h: 17877: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f46j13.h: 17879: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f46j13.h: 17881: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f46j13.h: 17883: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j13.h: 17885: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46j13.h: 17887: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j13.h: 17889: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46j13.h: 17891: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j13.h: 17893: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46j13.h: 17895: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j13.h: 17897: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46j13.h: 17899: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j13.h: 17901: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46j13.h: 17903: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f46j13.h: 17905: extern volatile __bit ADRMUX0 @ (((unsigned) &PMCONH)*8) + 3;
[; ;pic18f46j13.h: 17907: extern volatile __bit ADRMUX1 @ (((unsigned) &PMCONH)*8) + 4;
[; ;pic18f46j13.h: 17909: extern volatile __bit ALP @ (((unsigned) &PMCONL)*8) + 5;
[; ;pic18f46j13.h: 17911: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f46j13.h: 17913: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f46j13.h: 17915: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f46j13.h: 17917: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f46j13.h: 17919: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f46j13.h: 17921: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f46j13.h: 17923: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f46j13.h: 17925: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 17927: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 17929: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 17931: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 17933: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 17935: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 17937: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 17939: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 17941: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 17943: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 17945: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 17947: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 17949: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 17951: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f46j13.h: 17953: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f46j13.h: 17955: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f46j13.h: 17957: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f46j13.h: 17959: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f46j13.h: 17961: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f46j13.h: 17963: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f46j13.h: 17965: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f46j13.h: 17967: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46j13.h: 17969: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46j13.h: 17971: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46j13.h: 17973: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f46j13.h: 17975: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f46j13.h: 17977: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f46j13.h: 17979: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46j13.h: 17981: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46j13.h: 17983: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46j13.h: 17985: extern volatile __bit BEP @ (((unsigned) &PMCONL)*8) + 2;
[; ;pic18f46j13.h: 17987: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f46j13.h: 17989: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f46j13.h: 17991: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f46j13.h: 17993: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j13.h: 17995: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f46j13.h: 17997: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f46j13.h: 17999: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f46j13.h: 18001: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f46j13.h: 18003: extern volatile __bit BUSY @ (((unsigned) &PMMODEH)*8) + 7;
[; ;pic18f46j13.h: 18005: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f46j13.h: 18007: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j13.h: 18009: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j13.h: 18011: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 18013: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 18015: extern volatile __bit C1INC @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18017: extern volatile __bit C1IND @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 18019: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f46j13.h: 18021: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f46j13.h: 18023: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f46j13.h: 18025: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 18027: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 18029: extern volatile __bit C2INC @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 18031: extern volatile __bit C2IND @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 18033: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f46j13.h: 18035: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f46j13.h: 18037: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f46j13.h: 18039: extern volatile __bit C3INA @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 18041: extern volatile __bit C3INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 18043: extern volatile __bit C3INC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 18045: extern volatile __bit C3IND @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 18047: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f46j13.h: 18049: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f46j13.h: 18051: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f46j13.h: 18053: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f46j13.h: 18055: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f46j13.h: 18057: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f46j13.h: 18059: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f46j13.h: 18061: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f46j13.h: 18063: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f46j13.h: 18065: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f46j13.h: 18067: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f46j13.h: 18069: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f46j13.h: 18071: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f46j13.h: 18073: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f46j13.h: 18075: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f46j13.h: 18077: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f46j13.h: 18079: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f46j13.h: 18081: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f46j13.h: 18083: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f46j13.h: 18085: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f46j13.h: 18087: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j13.h: 18089: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f46j13.h: 18091: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f46j13.h: 18093: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f46j13.h: 18095: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j13.h: 18097: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f46j13.h: 18099: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f46j13.h: 18101: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f46j13.h: 18103: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f46j13.h: 18105: extern volatile __bit __attribute__((__deprecated__)) CCP10 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 18107: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f46j13.h: 18109: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f46j13.h: 18111: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f46j13.h: 18113: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f46j13.h: 18115: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f46j13.h: 18117: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f46j13.h: 18119: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f46j13.h: 18121: extern volatile __bit CCP10MD @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f46j13.h: 18123: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f46j13.h: 18125: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f46j13.h: 18127: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f46j13.h: 18129: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f46j13.h: 18131: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f46j13.h: 18133: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f46j13.h: 18135: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f46j13.h: 18137: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f46j13.h: 18139: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46j13.h: 18141: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46j13.h: 18143: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 18145: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f46j13.h: 18147: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f46j13.h: 18149: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f46j13.h: 18151: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f46j13.h: 18153: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f46j13.h: 18155: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f46j13.h: 18157: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f46j13.h: 18159: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46j13.h: 18161: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46j13.h: 18163: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 18165: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f46j13.h: 18167: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f46j13.h: 18169: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f46j13.h: 18171: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f46j13.h: 18173: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f46j13.h: 18175: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f46j13.h: 18177: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f46j13.h: 18179: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 18181: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f46j13.h: 18183: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f46j13.h: 18185: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f46j13.h: 18187: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f46j13.h: 18189: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f46j13.h: 18191: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f46j13.h: 18193: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f46j13.h: 18195: extern volatile __bit CCP4MD @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f46j13.h: 18197: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f46j13.h: 18199: extern volatile __bit CCP5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 18201: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f46j13.h: 18203: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f46j13.h: 18205: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f46j13.h: 18207: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f46j13.h: 18209: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f46j13.h: 18211: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f46j13.h: 18213: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f46j13.h: 18215: extern volatile __bit CCP5MD @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f46j13.h: 18217: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f46j13.h: 18219: extern volatile __bit CCP6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 18221: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f46j13.h: 18223: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f46j13.h: 18225: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f46j13.h: 18227: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f46j13.h: 18229: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f46j13.h: 18231: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f46j13.h: 18233: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f46j13.h: 18235: extern volatile __bit CCP6MD @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f46j13.h: 18237: extern volatile __bit CCP6OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f46j13.h: 18239: extern volatile __bit CCP7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 18241: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f46j13.h: 18243: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f46j13.h: 18245: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f46j13.h: 18247: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f46j13.h: 18249: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f46j13.h: 18251: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f46j13.h: 18253: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f46j13.h: 18255: extern volatile __bit CCP7MD @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f46j13.h: 18257: extern volatile __bit CCP7OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f46j13.h: 18259: extern volatile __bit CCP8 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 18261: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f46j13.h: 18263: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f46j13.h: 18265: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f46j13.h: 18267: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f46j13.h: 18269: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f46j13.h: 18271: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f46j13.h: 18273: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f46j13.h: 18275: extern volatile __bit CCP8MD @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f46j13.h: 18277: extern volatile __bit CCP8OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f46j13.h: 18279: extern volatile __bit CCP9 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 18281: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f46j13.h: 18283: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f46j13.h: 18285: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f46j13.h: 18287: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f46j13.h: 18289: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f46j13.h: 18291: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f46j13.h: 18293: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f46j13.h: 18295: extern volatile __bit CCP9MD @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f46j13.h: 18297: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f46j13.h: 18299: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f46j13.h: 18301: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f46j13.h: 18303: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f46j13.h: 18305: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f46j13.h: 18307: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f46j13.h: 18309: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46j13.h: 18311: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 18313: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f46j13.h: 18315: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f46j13.h: 18317: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f46j13.h: 18319: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f46j13.h: 18321: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 18323: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 18325: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j13.h: 18327: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j13.h: 18329: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f46j13.h: 18331: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f46j13.h: 18333: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f46j13.h: 18335: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46j13.h: 18337: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46j13.h: 18339: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46j13.h: 18341: extern volatile __bit CM3IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f46j13.h: 18343: extern volatile __bit CM3IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f46j13.h: 18345: extern volatile __bit CM3IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f46j13.h: 18347: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46j13.h: 18349: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46j13.h: 18351: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46j13.h: 18353: extern volatile __bit CMP1MD @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f46j13.h: 18355: extern volatile __bit CMP2MD @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f46j13.h: 18357: extern volatile __bit CMP3MD @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f46j13.h: 18359: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j13.h: 18361: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f46j13.h: 18363: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f46j13.h: 18365: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f46j13.h: 18367: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f46j13.h: 18369: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f46j13.h: 18371: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f46j13.h: 18373: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f46j13.h: 18375: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f46j13.h: 18377: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f46j13.h: 18379: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f46j13.h: 18381: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f46j13.h: 18383: extern volatile __bit COUT3 @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f46j13.h: 18385: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f46j13.h: 18387: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f46j13.h: 18389: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f46j13.h: 18391: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f46j13.h: 18393: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f46j13.h: 18395: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f46j13.h: 18397: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f46j13.h: 18399: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f46j13.h: 18401: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 18403: extern volatile __bit CS1 @ (((unsigned) &PMADDRH)*8) + 6;
[; ;pic18f46j13.h: 18405: extern volatile __bit CS1P @ (((unsigned) &PMCONL)*8) + 3;
[; ;pic18f46j13.h: 18407: extern volatile __bit CSF0 @ (((unsigned) &PMCONL)*8) + 6;
[; ;pic18f46j13.h: 18409: extern volatile __bit CSF1 @ (((unsigned) &PMCONL)*8) + 7;
[; ;pic18f46j13.h: 18411: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f46j13.h: 18413: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f46j13.h: 18415: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 18417: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 18419: extern volatile __bit CTMUDS @ (((unsigned) &ODCON3)*8) + 7;
[; ;pic18f46j13.h: 18421: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f46j13.h: 18423: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46j13.h: 18425: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f46j13.h: 18427: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f46j13.h: 18429: extern volatile __bit CTMUMD @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f46j13.h: 18431: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f46j13.h: 18433: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 18435: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f46j13.h: 18437: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f46j13.h: 18439: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f46j13.h: 18441: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f46j13.h: 18443: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f46j13.h: 18445: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 18447: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f46j13.h: 18449: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f46j13.h: 18451: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f46j13.h: 18453: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f46j13.h: 18455: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f46j13.h: 18457: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18459: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18461: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18463: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18465: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18467: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f46j13.h: 18469: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f46j13.h: 18471: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f46j13.h: 18473: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46j13.h: 18475: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46j13.h: 18477: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46j13.h: 18479: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46j13.h: 18481: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f46j13.h: 18483: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f46j13.h: 18485: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f46j13.h: 18487: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f46j13.h: 18489: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f46j13.h: 18491: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f46j13.h: 18493: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f46j13.h: 18495: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f46j13.h: 18497: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f46j13.h: 18499: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f46j13.h: 18501: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f46j13.h: 18503: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f46j13.h: 18505: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f46j13.h: 18507: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f46j13.h: 18509: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f46j13.h: 18511: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f46j13.h: 18513: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f46j13.h: 18515: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f46j13.h: 18517: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f46j13.h: 18519: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f46j13.h: 18521: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18523: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f46j13.h: 18525: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f46j13.h: 18527: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f46j13.h: 18529: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f46j13.h: 18531: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f46j13.h: 18533: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f46j13.h: 18535: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f46j13.h: 18537: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f46j13.h: 18539: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f46j13.h: 18541: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f46j13.h: 18543: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f46j13.h: 18545: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 18547: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 18549: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 18551: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46j13.h: 18553: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f46j13.h: 18555: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f46j13.h: 18557: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18559: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18561: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18563: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f46j13.h: 18565: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f46j13.h: 18567: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f46j13.h: 18569: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f46j13.h: 18571: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f46j13.h: 18573: extern volatile __bit ECCP1MD @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f46j13.h: 18575: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f46j13.h: 18577: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f46j13.h: 18579: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f46j13.h: 18581: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f46j13.h: 18583: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f46j13.h: 18585: extern volatile __bit ECCP2MD @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f46j13.h: 18587: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f46j13.h: 18589: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f46j13.h: 18591: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f46j13.h: 18593: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f46j13.h: 18595: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f46j13.h: 18597: extern volatile __bit ECCP3MD @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f46j13.h: 18599: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f46j13.h: 18601: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f46j13.h: 18603: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f46j13.h: 18605: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f46j13.h: 18607: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f46j13.h: 18609: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f46j13.h: 18611: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f46j13.h: 18613: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f46j13.h: 18615: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f46j13.h: 18617: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f46j13.h: 18619: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f46j13.h: 18621: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f46j13.h: 18623: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f46j13.h: 18625: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f46j13.h: 18627: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f46j13.h: 18629: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f46j13.h: 18631: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f46j13.h: 18633: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f46j13.h: 18635: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f46j13.h: 18637: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f46j13.h: 18639: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f46j13.h: 18641: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f46j13.h: 18643: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f46j13.h: 18645: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f46j13.h: 18647: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j13.h: 18649: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j13.h: 18651: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j13.h: 18653: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j13.h: 18655: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18657: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18659: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18661: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18663: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 18665: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f46j13.h: 18667: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f46j13.h: 18669: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46j13.h: 18671: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46j13.h: 18673: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18675: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46j13.h: 18677: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f46j13.h: 18679: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f46j13.h: 18681: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f46j13.h: 18683: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f46j13.h: 18685: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 18687: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 18689: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 18691: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 18693: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j13.h: 18695: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j13.h: 18697: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j13.h: 18699: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j13.h: 18701: extern volatile __bit IB0F @ (((unsigned) &PMSTATH)*8) + 0;
[; ;pic18f46j13.h: 18703: extern volatile __bit IB1F @ (((unsigned) &PMSTATH)*8) + 1;
[; ;pic18f46j13.h: 18705: extern volatile __bit IB2F @ (((unsigned) &PMSTATH)*8) + 2;
[; ;pic18f46j13.h: 18707: extern volatile __bit IB3F @ (((unsigned) &PMSTATH)*8) + 3;
[; ;pic18f46j13.h: 18709: extern volatile __bit IBF @ (((unsigned) &PMSTATH)*8) + 7;
[; ;pic18f46j13.h: 18711: extern volatile __bit IBOV @ (((unsigned) &PMSTATH)*8) + 6;
[; ;pic18f46j13.h: 18713: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f46j13.h: 18715: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f46j13.h: 18717: extern volatile __bit INCM0 @ (((unsigned) &PMMODEH)*8) + 3;
[; ;pic18f46j13.h: 18719: extern volatile __bit INCM1 @ (((unsigned) &PMMODEH)*8) + 4;
[; ;pic18f46j13.h: 18721: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 18723: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46j13.h: 18725: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46j13.h: 18727: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46j13.h: 18729: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46j13.h: 18731: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46j13.h: 18733: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46j13.h: 18735: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46j13.h: 18737: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46j13.h: 18739: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46j13.h: 18741: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46j13.h: 18743: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46j13.h: 18745: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46j13.h: 18747: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46j13.h: 18749: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46j13.h: 18751: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46j13.h: 18753: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46j13.h: 18755: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f46j13.h: 18757: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f46j13.h: 18759: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f46j13.h: 18761: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f46j13.h: 18763: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f46j13.h: 18765: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f46j13.h: 18767: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f46j13.h: 18769: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f46j13.h: 18771: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f46j13.h: 18773: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f46j13.h: 18775: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f46j13.h: 18777: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f46j13.h: 18779: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f46j13.h: 18781: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f46j13.h: 18783: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f46j13.h: 18785: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f46j13.h: 18787: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f46j13.h: 18789: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f46j13.h: 18791: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f46j13.h: 18793: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f46j13.h: 18795: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f46j13.h: 18797: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f46j13.h: 18799: extern volatile __bit IRQM0 @ (((unsigned) &PMMODEH)*8) + 5;
[; ;pic18f46j13.h: 18801: extern volatile __bit IRQM1 @ (((unsigned) &PMMODEH)*8) + 6;
[; ;pic18f46j13.h: 18803: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f46j13.h: 18805: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f46j13.h: 18807: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f46j13.h: 18809: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f46j13.h: 18811: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f46j13.h: 18813: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f46j13.h: 18815: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f46j13.h: 18817: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 18819: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 18821: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 18823: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 18825: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46j13.h: 18827: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46j13.h: 18829: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46j13.h: 18831: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46j13.h: 18833: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46j13.h: 18835: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46j13.h: 18837: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46j13.h: 18839: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46j13.h: 18841: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46j13.h: 18843: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46j13.h: 18845: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46j13.h: 18847: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46j13.h: 18849: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46j13.h: 18851: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46j13.h: 18853: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46j13.h: 18855: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46j13.h: 18857: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46j13.h: 18859: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46j13.h: 18861: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46j13.h: 18863: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46j13.h: 18865: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46j13.h: 18867: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46j13.h: 18869: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46j13.h: 18871: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46j13.h: 18873: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46j13.h: 18875: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f46j13.h: 18877: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46j13.h: 18879: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46j13.h: 18881: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46j13.h: 18883: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46j13.h: 18885: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46j13.h: 18887: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46j13.h: 18889: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46j13.h: 18891: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46j13.h: 18893: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46j13.h: 18895: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46j13.h: 18897: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46j13.h: 18899: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46j13.h: 18901: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46j13.h: 18903: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46j13.h: 18905: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46j13.h: 18907: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46j13.h: 18909: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46j13.h: 18911: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46j13.h: 18913: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46j13.h: 18915: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46j13.h: 18917: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46j13.h: 18919: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46j13.h: 18921: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46j13.h: 18923: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46j13.h: 18925: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46j13.h: 18927: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46j13.h: 18929: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f46j13.h: 18931: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46j13.h: 18933: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46j13.h: 18935: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46j13.h: 18937: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46j13.h: 18939: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46j13.h: 18941: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46j13.h: 18943: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46j13.h: 18945: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46j13.h: 18947: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46j13.h: 18949: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46j13.h: 18951: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46j13.h: 18953: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46j13.h: 18955: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46j13.h: 18957: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46j13.h: 18959: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46j13.h: 18961: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46j13.h: 18963: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46j13.h: 18965: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 18967: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46j13.h: 18969: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f46j13.h: 18971: extern volatile __bit MODE0 @ (((unsigned) &PMMODEH)*8) + 0;
[; ;pic18f46j13.h: 18973: extern volatile __bit MODE1 @ (((unsigned) &PMMODEH)*8) + 1;
[; ;pic18f46j13.h: 18975: extern volatile __bit MODE16 @ (((unsigned) &PMMODEH)*8) + 2;
[; ;pic18f46j13.h: 18977: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f46j13.h: 18979: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f46j13.h: 18981: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f46j13.h: 18983: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f46j13.h: 18985: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f46j13.h: 18987: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f46j13.h: 18989: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f46j13.h: 18991: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f46j13.h: 18993: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f46j13.h: 18995: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f46j13.h: 18997: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f46j13.h: 18999: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f46j13.h: 19001: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f46j13.h: 19003: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f46j13.h: 19005: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f46j13.h: 19007: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f46j13.h: 19009: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f46j13.h: 19011: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 19013: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 19015: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j13.h: 19017: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j13.h: 19019: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 19021: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j13.h: 19023: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j13.h: 19025: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j13.h: 19027: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 19029: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j13.h: 19031: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 19033: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19035: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46j13.h: 19037: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46j13.h: 19039: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19041: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46j13.h: 19043: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j13.h: 19045: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 19047: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19049: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19051: extern volatile __bit OB0E @ (((unsigned) &PMSTATL)*8) + 0;
[; ;pic18f46j13.h: 19053: extern volatile __bit OB1E @ (((unsigned) &PMSTATL)*8) + 1;
[; ;pic18f46j13.h: 19055: extern volatile __bit OB2E @ (((unsigned) &PMSTATL)*8) + 2;
[; ;pic18f46j13.h: 19057: extern volatile __bit OB3E @ (((unsigned) &PMSTATL)*8) + 3;
[; ;pic18f46j13.h: 19059: extern volatile __bit OBE @ (((unsigned) &PMSTATL)*8) + 7;
[; ;pic18f46j13.h: 19061: extern volatile __bit OBUF @ (((unsigned) &PMSTATL)*8) + 6;
[; ;pic18f46j13.h: 19063: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f46j13.h: 19065: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f46j13.h: 19067: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 19069: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j13.h: 19071: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f46j13.h: 19073: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f46j13.h: 19075: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f46j13.h: 19077: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f46j13.h: 19079: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46j13.h: 19081: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46j13.h: 19083: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f46j13.h: 19085: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f46j13.h: 19087: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f46j13.h: 19089: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f46j13.h: 19091: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f46j13.h: 19093: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f46j13.h: 19095: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f46j13.h: 19097: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f46j13.h: 19099: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f46j13.h: 19101: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f46j13.h: 19103: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j13.h: 19105: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j13.h: 19107: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j13.h: 19109: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j13.h: 19111: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j13.h: 19113: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j13.h: 19115: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j13.h: 19117: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j13.h: 19119: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j13.h: 19121: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j13.h: 19123: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j13.h: 19125: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f46j13.h: 19127: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f46j13.h: 19129: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j13.h: 19131: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j13.h: 19133: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f46j13.h: 19135: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f46j13.h: 19137: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f46j13.h: 19139: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f46j13.h: 19141: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f46j13.h: 19143: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f46j13.h: 19145: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f46j13.h: 19147: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f46j13.h: 19149: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f46j13.h: 19151: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f46j13.h: 19153: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f46j13.h: 19155: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f46j13.h: 19157: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f46j13.h: 19159: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 19161: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 19163: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 19165: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 19167: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f46j13.h: 19169: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f46j13.h: 19171: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f46j13.h: 19173: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f46j13.h: 19175: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f46j13.h: 19177: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f46j13.h: 19179: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f46j13.h: 19181: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f46j13.h: 19183: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f46j13.h: 19185: extern volatile __bit PCFG5 @ (((unsigned) &ANCON0)*8) + 5;
[; ;pic18f46j13.h: 19187: extern volatile __bit PCFG6 @ (((unsigned) &ANCON0)*8) + 6;
[; ;pic18f46j13.h: 19189: extern volatile __bit PCFG7 @ (((unsigned) &ANCON0)*8) + 7;
[; ;pic18f46j13.h: 19191: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f46j13.h: 19193: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f46j13.h: 19195: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j13.h: 19197: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j13.h: 19199: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j13.h: 19201: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j13.h: 19203: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46j13.h: 19205: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 19207: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 19209: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f46j13.h: 19211: extern volatile __bit PMA0 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 19213: extern volatile __bit PMA1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 19215: extern volatile __bit PMA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 19217: extern volatile __bit PMA3 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 19219: extern volatile __bit PMA4 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 19221: extern volatile __bit PMA5 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 19223: extern volatile __bit PMA6 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 19225: extern volatile __bit PMA7 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 19227: extern volatile __bit PMBE @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19229: extern volatile __bit PMCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 19231: extern volatile __bit PMD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j13.h: 19233: extern volatile __bit PMD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j13.h: 19235: extern volatile __bit PMD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j13.h: 19237: extern volatile __bit PMD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j13.h: 19239: extern volatile __bit PMD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j13.h: 19241: extern volatile __bit PMD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j13.h: 19243: extern volatile __bit PMD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j13.h: 19245: extern volatile __bit PMD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19247: extern volatile __bit PMDADC @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f46j13.h: 19249: extern volatile __bit PMDCCP10 @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f46j13.h: 19251: extern volatile __bit PMDCCP4 @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f46j13.h: 19253: extern volatile __bit PMDCCP5 @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f46j13.h: 19255: extern volatile __bit PMDCCP6 @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f46j13.h: 19257: extern volatile __bit PMDCCP7 @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f46j13.h: 19259: extern volatile __bit PMDCCP8 @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f46j13.h: 19261: extern volatile __bit PMDCCP9 @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f46j13.h: 19263: extern volatile __bit PMDCMP1 @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f46j13.h: 19265: extern volatile __bit PMDCMP2 @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f46j13.h: 19267: extern volatile __bit PMDCMP3 @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f46j13.h: 19269: extern volatile __bit PMDCTMU @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f46j13.h: 19271: extern volatile __bit PMDECCP1 @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f46j13.h: 19273: extern volatile __bit PMDECCP2 @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f46j13.h: 19275: extern volatile __bit PMDECCP3 @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f46j13.h: 19277: extern volatile __bit PMDMSSP1 @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f46j13.h: 19279: extern volatile __bit PMDMSSP2 @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f46j13.h: 19281: extern volatile __bit PMDPSP @ (((unsigned) &PMDIS1)*8) + 7;
[; ;pic18f46j13.h: 19283: extern volatile __bit PMDRTCC @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f46j13.h: 19285: extern volatile __bit PMDTMR1 @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f46j13.h: 19287: extern volatile __bit PMDTMR2 @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f46j13.h: 19289: extern volatile __bit PMDTMR3 @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f46j13.h: 19291: extern volatile __bit PMDTMR4 @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f46j13.h: 19293: extern volatile __bit PMDTMR5 @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f46j13.h: 19295: extern volatile __bit PMDTMR6 @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f46j13.h: 19297: extern volatile __bit PMDTMR8 @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f46j13.h: 19299: extern volatile __bit PMDUART1 @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f46j13.h: 19301: extern volatile __bit PMDUART2 @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f46j13.h: 19303: extern volatile __bit PMPBE @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19305: extern volatile __bit PMPCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 19307: extern volatile __bit PMPEN @ (((unsigned) &PMCONH)*8) + 7;
[; ;pic18f46j13.h: 19309: extern volatile __bit PMPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f46j13.h: 19311: extern volatile __bit PMPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f46j13.h: 19313: extern volatile __bit PMPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f46j13.h: 19315: extern volatile __bit PMPRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 19317: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f46j13.h: 19319: extern volatile __bit PMPWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 19321: extern volatile __bit PMRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 19323: extern volatile __bit PMWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 19325: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j13.h: 19327: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f46j13.h: 19329: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f46j13.h: 19331: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f46j13.h: 19333: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f46j13.h: 19335: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f46j13.h: 19337: extern volatile __bit PSPMD @ (((unsigned) &PMDIS1)*8) + 7;
[; ;pic18f46j13.h: 19339: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f46j13.h: 19341: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f46j13.h: 19343: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f46j13.h: 19345: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f46j13.h: 19347: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f46j13.h: 19349: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f46j13.h: 19351: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f46j13.h: 19353: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f46j13.h: 19355: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f46j13.h: 19357: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f46j13.h: 19359: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f46j13.h: 19361: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f46j13.h: 19363: extern volatile __bit PTBEEN @ (((unsigned) &PMCONH)*8) + 2;
[; ;pic18f46j13.h: 19365: extern volatile __bit PTEN0 @ (((unsigned) &PMEL)*8) + 0;
[; ;pic18f46j13.h: 19367: extern volatile __bit PTEN1 @ (((unsigned) &PMEL)*8) + 1;
[; ;pic18f46j13.h: 19369: extern volatile __bit PTEN10 @ (((unsigned) &PMEH)*8) + 2;
[; ;pic18f46j13.h: 19371: extern volatile __bit PTEN11 @ (((unsigned) &PMEH)*8) + 3;
[; ;pic18f46j13.h: 19373: extern volatile __bit PTEN12 @ (((unsigned) &PMEH)*8) + 4;
[; ;pic18f46j13.h: 19375: extern volatile __bit PTEN13 @ (((unsigned) &PMEH)*8) + 5;
[; ;pic18f46j13.h: 19377: extern volatile __bit PTEN14 @ (((unsigned) &PMEH)*8) + 6;
[; ;pic18f46j13.h: 19379: extern volatile __bit PTEN15 @ (((unsigned) &PMEH)*8) + 7;
[; ;pic18f46j13.h: 19381: extern volatile __bit PTEN2 @ (((unsigned) &PMEL)*8) + 2;
[; ;pic18f46j13.h: 19383: extern volatile __bit PTEN3 @ (((unsigned) &PMEL)*8) + 3;
[; ;pic18f46j13.h: 19385: extern volatile __bit PTEN4 @ (((unsigned) &PMEL)*8) + 4;
[; ;pic18f46j13.h: 19387: extern volatile __bit PTEN5 @ (((unsigned) &PMEL)*8) + 5;
[; ;pic18f46j13.h: 19389: extern volatile __bit PTEN6 @ (((unsigned) &PMEL)*8) + 6;
[; ;pic18f46j13.h: 19391: extern volatile __bit PTEN7 @ (((unsigned) &PMEL)*8) + 7;
[; ;pic18f46j13.h: 19393: extern volatile __bit PTEN8 @ (((unsigned) &PMEH)*8) + 0;
[; ;pic18f46j13.h: 19395: extern volatile __bit PTEN9 @ (((unsigned) &PMEH)*8) + 1;
[; ;pic18f46j13.h: 19397: extern volatile __bit PTRDEN @ (((unsigned) &PMCONH)*8) + 0;
[; ;pic18f46j13.h: 19399: extern volatile __bit PTWREN @ (((unsigned) &PMCONH)*8) + 1;
[; ;pic18f46j13.h: 19401: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 19403: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 19405: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 19407: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 19409: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 19411: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j13.h: 19413: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 19415: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 19417: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19419: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 19421: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 19423: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 19425: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 19427: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 19429: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 19431: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f46j13.h: 19433: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f46j13.h: 19435: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f46j13.h: 19437: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j13.h: 19439: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19441: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 19443: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46j13.h: 19445: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46j13.h: 19447: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46j13.h: 19449: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 19451: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f46j13.h: 19453: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f46j13.h: 19455: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f46j13.h: 19457: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19459: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19461: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j13.h: 19463: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 19465: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 19467: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 19469: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j13.h: 19471: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 19473: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j13.h: 19475: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j13.h: 19477: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46j13.h: 19479: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j13.h: 19481: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46j13.h: 19483: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j13.h: 19485: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46j13.h: 19487: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46j13.h: 19489: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46j13.h: 19491: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46j13.h: 19493: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j13.h: 19495: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j13.h: 19497: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46j13.h: 19499: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j13.h: 19501: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j13.h: 19503: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j13.h: 19505: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f46j13.h: 19507: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j13.h: 19509: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j13.h: 19511: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j13.h: 19513: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j13.h: 19515: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j13.h: 19517: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19519: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 19521: extern volatile __bit RDPU @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f46j13.h: 19523: extern volatile __bit RDSP @ (((unsigned) &PMCONL)*8) + 0;
[; ;pic18f46j13.h: 19525: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j13.h: 19527: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 19529: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j13.h: 19531: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19533: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19535: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 19537: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f46j13.h: 19539: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f46j13.h: 19541: extern volatile __bit REPU @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f46j13.h: 19543: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j13.h: 19545: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j13.h: 19547: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f46j13.h: 19549: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f46j13.h: 19551: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f46j13.h: 19553: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f46j13.h: 19555: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f46j13.h: 19557: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f46j13.h: 19559: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f46j13.h: 19561: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 19563: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 19565: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j13.h: 19567: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19569: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 19571: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j13.h: 19573: extern volatile __bit RP14 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19575: extern volatile __bit RP15 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19577: extern volatile __bit RP16 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j13.h: 19579: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 19581: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 19583: extern volatile __bit RP19 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j13.h: 19585: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 19587: extern volatile __bit RP20 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j13.h: 19589: extern volatile __bit RP21 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j13.h: 19591: extern volatile __bit RP22 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j13.h: 19593: extern volatile __bit RP23 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j13.h: 19595: extern volatile __bit RP24 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19597: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j13.h: 19599: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19601: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j13.h: 19603: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j13.h: 19605: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j13.h: 19607: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j13.h: 19609: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j13.h: 19611: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j13.h: 19613: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46j13.h: 19615: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j13.h: 19617: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46j13.h: 19619: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f46j13.h: 19621: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f46j13.h: 19623: extern volatile __bit RTCCMD @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f46j13.h: 19625: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f46j13.h: 19627: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f46j13.h: 19629: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f46j13.h: 19631: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f46j13.h: 19633: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f46j13.h: 19635: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f46j13.h: 19637: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f46j13.h: 19639: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f46j13.h: 19641: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f46j13.h: 19643: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19645: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19647: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19649: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j13.h: 19651: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 19653: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j13.h: 19655: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j13.h: 19657: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46j13.h: 19659: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46j13.h: 19661: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j13.h: 19663: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j13.h: 19665: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46j13.h: 19667: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46j13.h: 19669: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 19671: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j13.h: 19673: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46j13.h: 19675: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f46j13.h: 19677: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 19679: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19681: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 19683: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j13.h: 19685: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19687: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 19689: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 19691: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46j13.h: 19693: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f46j13.h: 19695: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j13.h: 19697: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f46j13.h: 19699: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f46j13.h: 19701: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19703: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j13.h: 19705: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j13.h: 19707: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j13.h: 19709: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f46j13.h: 19711: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f46j13.h: 19713: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f46j13.h: 19715: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f46j13.h: 19717: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f46j13.h: 19719: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f46j13.h: 19721: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f46j13.h: 19723: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j13.h: 19725: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46j13.h: 19727: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f46j13.h: 19729: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f46j13.h: 19731: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f46j13.h: 19733: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f46j13.h: 19735: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f46j13.h: 19737: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f46j13.h: 19739: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f46j13.h: 19741: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f46j13.h: 19743: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f46j13.h: 19745: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f46j13.h: 19747: extern volatile __bit SPI1MD @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f46j13.h: 19749: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f46j13.h: 19751: extern volatile __bit SPI2MD @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f46j13.h: 19753: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f46j13.h: 19755: extern volatile __bit SRC0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f46j13.h: 19757: extern volatile __bit SRC1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f46j13.h: 19759: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j13.h: 19761: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f46j13.h: 19763: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j13.h: 19765: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j13.h: 19767: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f46j13.h: 19769: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f46j13.h: 19771: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46j13.h: 19773: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46j13.h: 19775: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46j13.h: 19777: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f46j13.h: 19779: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f46j13.h: 19781: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f46j13.h: 19783: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f46j13.h: 19785: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f46j13.h: 19787: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46j13.h: 19789: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46j13.h: 19791: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46j13.h: 19793: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f46j13.h: 19795: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f46j13.h: 19797: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f46j13.h: 19799: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f46j13.h: 19801: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f46j13.h: 19803: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f46j13.h: 19805: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f46j13.h: 19807: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f46j13.h: 19809: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f46j13.h: 19811: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f46j13.h: 19813: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j13.h: 19815: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j13.h: 19817: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j13.h: 19819: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46j13.h: 19821: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46j13.h: 19823: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f46j13.h: 19825: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j13.h: 19827: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j13.h: 19829: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j13.h: 19831: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j13.h: 19833: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f46j13.h: 19835: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j13.h: 19837: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f46j13.h: 19839: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j13.h: 19841: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f46j13.h: 19843: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j13.h: 19845: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f46j13.h: 19847: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j13.h: 19849: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f46j13.h: 19851: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46j13.h: 19853: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46j13.h: 19855: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f46j13.h: 19857: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f46j13.h: 19859: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f46j13.h: 19861: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f46j13.h: 19863: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46j13.h: 19865: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46j13.h: 19867: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46j13.h: 19869: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f46j13.h: 19871: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f46j13.h: 19873: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f46j13.h: 19875: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f46j13.h: 19877: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19879: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f46j13.h: 19881: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f46j13.h: 19883: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19885: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19887: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19889: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 19891: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f46j13.h: 19893: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f46j13.h: 19895: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f46j13.h: 19897: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f46j13.h: 19899: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f46j13.h: 19901: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f46j13.h: 19903: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j13.h: 19905: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j13.h: 19907: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j13.h: 19909: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j13.h: 19911: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f46j13.h: 19913: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f46j13.h: 19915: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f46j13.h: 19917: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f46j13.h: 19919: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f46j13.h: 19921: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f46j13.h: 19923: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f46j13.h: 19925: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f46j13.h: 19927: extern volatile __bit T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j13.h: 19929: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j13.h: 19931: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j13.h: 19933: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f46j13.h: 19935: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f46j13.h: 19937: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f46j13.h: 19939: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f46j13.h: 19941: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f46j13.h: 19943: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f46j13.h: 19945: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46j13.h: 19947: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j13.h: 19949: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f46j13.h: 19951: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f46j13.h: 19953: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f46j13.h: 19955: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f46j13.h: 19957: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f46j13.h: 19959: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f46j13.h: 19961: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f46j13.h: 19963: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f46j13.h: 19965: extern volatile __bit T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19967: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19969: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19971: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 19973: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f46j13.h: 19975: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f46j13.h: 19977: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f46j13.h: 19979: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f46j13.h: 19981: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f46j13.h: 19983: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f46j13.h: 19985: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f46j13.h: 19987: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f46j13.h: 19989: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f46j13.h: 19991: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f46j13.h: 19993: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f46j13.h: 19995: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f46j13.h: 19997: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f46j13.h: 19999: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f46j13.h: 20001: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f46j13.h: 20003: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f46j13.h: 20005: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f46j13.h: 20007: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f46j13.h: 20009: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f46j13.h: 20011: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f46j13.h: 20013: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46j13.h: 20015: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46j13.h: 20017: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46j13.h: 20019: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f46j13.h: 20021: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f46j13.h: 20023: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j13.h: 20025: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f46j13.h: 20027: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f46j13.h: 20029: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f46j13.h: 20031: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f46j13.h: 20033: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f46j13.h: 20035: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f46j13.h: 20037: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f46j13.h: 20039: extern volatile __bit TMR1MD @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f46j13.h: 20041: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f46j13.h: 20043: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f46j13.h: 20045: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f46j13.h: 20047: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f46j13.h: 20049: extern volatile __bit TMR2MD @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f46j13.h: 20051: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f46j13.h: 20053: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f46j13.h: 20055: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j13.h: 20057: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f46j13.h: 20059: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j13.h: 20061: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46j13.h: 20063: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46j13.h: 20065: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f46j13.h: 20067: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f46j13.h: 20069: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f46j13.h: 20071: extern volatile __bit TMR3MD @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f46j13.h: 20073: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f46j13.h: 20075: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46j13.h: 20077: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f46j13.h: 20079: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f46j13.h: 20081: extern volatile __bit TMR4MD @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f46j13.h: 20083: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f46j13.h: 20085: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f46j13.h: 20087: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f46j13.h: 20089: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f46j13.h: 20091: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f46j13.h: 20093: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f46j13.h: 20095: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f46j13.h: 20097: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f46j13.h: 20099: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f46j13.h: 20101: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f46j13.h: 20103: extern volatile __bit TMR5MD @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f46j13.h: 20105: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f46j13.h: 20107: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f46j13.h: 20109: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f46j13.h: 20111: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f46j13.h: 20113: extern volatile __bit TMR6MD @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f46j13.h: 20115: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f46j13.h: 20117: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f46j13.h: 20119: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f46j13.h: 20121: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f46j13.h: 20123: extern volatile __bit TMR8MD @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f46j13.h: 20125: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f46j13.h: 20127: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j13.h: 20129: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f46j13.h: 20131: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f46j13.h: 20133: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f46j13.h: 20135: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f46j13.h: 20137: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f46j13.h: 20139: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f46j13.h: 20141: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f46j13.h: 20143: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f46j13.h: 20145: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f46j13.h: 20147: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f46j13.h: 20149: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f46j13.h: 20151: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f46j13.h: 20153: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f46j13.h: 20155: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f46j13.h: 20157: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f46j13.h: 20159: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f46j13.h: 20161: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f46j13.h: 20163: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f46j13.h: 20165: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f46j13.h: 20167: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f46j13.h: 20169: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f46j13.h: 20171: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f46j13.h: 20173: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f46j13.h: 20175: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f46j13.h: 20177: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f46j13.h: 20179: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f46j13.h: 20181: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f46j13.h: 20183: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f46j13.h: 20185: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f46j13.h: 20187: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f46j13.h: 20189: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f46j13.h: 20191: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f46j13.h: 20193: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f46j13.h: 20195: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f46j13.h: 20197: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f46j13.h: 20199: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f46j13.h: 20201: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f46j13.h: 20203: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f46j13.h: 20205: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f46j13.h: 20207: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f46j13.h: 20209: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f46j13.h: 20211: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f46j13.h: 20213: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f46j13.h: 20215: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f46j13.h: 20217: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j13.h: 20219: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46j13.h: 20221: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46j13.h: 20223: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46j13.h: 20225: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j13.h: 20227: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46j13.h: 20229: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46j13.h: 20231: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 20233: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46j13.h: 20235: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 20237: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46j13.h: 20239: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j13.h: 20241: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46j13.h: 20243: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46j13.h: 20245: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46j13.h: 20247: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j13.h: 20249: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j13.h: 20251: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46j13.h: 20253: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46j13.h: 20255: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j13.h: 20257: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46j13.h: 20259: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j13.h: 20261: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46j13.h: 20263: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f46j13.h: 20265: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f46j13.h: 20267: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46j13.h: 20269: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46j13.h: 20271: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f46j13.h: 20273: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46j13.h: 20275: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f46j13.h: 20277: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f46j13.h: 20279: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f46j13.h: 20281: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f46j13.h: 20283: extern volatile __bit UART1MD @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f46j13.h: 20285: extern volatile __bit UART2MD @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f46j13.h: 20287: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f46j13.h: 20289: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f46j13.h: 20291: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f46j13.h: 20293: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f46j13.h: 20295: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 20297: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j13.h: 20299: extern volatile __bit VBG @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j13.h: 20301: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f46j13.h: 20303: extern volatile __bit VBGOE @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f46j13.h: 20305: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f46j13.h: 20307: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f46j13.h: 20309: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f46j13.h: 20311: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f46j13.h: 20313: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f46j13.h: 20315: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j13.h: 20317: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j13.h: 20319: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j13.h: 20321: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f46j13.h: 20323: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f46j13.h: 20325: extern volatile __bit __attribute__((__deprecated__)) WAITB0 @ (((unsigned) &PMMODEL)*8) + 6;
[; ;pic18f46j13.h: 20327: extern volatile __bit __attribute__((__deprecated__)) WAITB1 @ (((unsigned) &PMMODEL)*8) + 7;
[; ;pic18f46j13.h: 20329: extern volatile __bit __attribute__((__deprecated__)) WAITE0 @ (((unsigned) &PMMODEL)*8) + 0;
[; ;pic18f46j13.h: 20331: extern volatile __bit __attribute__((__deprecated__)) WAITE1 @ (((unsigned) &PMMODEL)*8) + 1;
[; ;pic18f46j13.h: 20333: extern volatile __bit __attribute__((__deprecated__)) WAITM0 @ (((unsigned) &PMMODEL)*8) + 2;
[; ;pic18f46j13.h: 20335: extern volatile __bit __attribute__((__deprecated__)) WAITM1 @ (((unsigned) &PMMODEL)*8) + 3;
[; ;pic18f46j13.h: 20337: extern volatile __bit __attribute__((__deprecated__)) WAITM2 @ (((unsigned) &PMMODEL)*8) + 4;
[; ;pic18f46j13.h: 20339: extern volatile __bit __attribute__((__deprecated__)) WAITM3 @ (((unsigned) &PMMODEL)*8) + 5;
[; ;pic18f46j13.h: 20341: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f46j13.h: 20343: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f46j13.h: 20345: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f46j13.h: 20347: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f46j13.h: 20349: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f46j13.h: 20351: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f46j13.h: 20353: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j13.h: 20355: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f46j13.h: 20357: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f46j13.h: 20359: extern volatile __bit WRSP @ (((unsigned) &PMCONL)*8) + 1;
[; ;pic18f46j13.h: 20361: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j13.h: 20363: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f46j13.h: 20365: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f46j13.h: 20367: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 20369: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 20371: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j13.h: 20373: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j13.h: 20375: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j13.h: 20377: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j13.h: 20379: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j13.h: 20381: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j13.h: 20383: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j13.h: 20385: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j13.h: 20387: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j13.h: 20389: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j13.h: 20391: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j13.h: 20393: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j13.h: 20395: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46j13.h: 20397: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46j13.h: 20399: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f46j13.h: 20401: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f46j13.h: 20403: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j13.h: 20405: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j13.h: 20407: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 20409: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j13.h: 20411: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j13.h: 20413: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 156: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 158: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 160: extern __nonreentrant void _delay3(unsigned char);
"21 main.h
[p x WDTEN=OFF ]
"22
[p x PLLDIV=2 ]
"23
[p x CFGPLLEN=OFF ]
"24
[p x STVREN=ON ]
"25
[p x XINST=OFF ]
"28
[p x CP0=OFF ]
"31
[p x OSC=INTOSCPLL ]
"32
[p x SOSCSEL=HIGH ]
"33
[p x CLKOEC=OFF ]
"34
[p x FCMEN=ON ]
"35
[p x IESO=ON ]
"38
[p x WDTPS=32768 ]
"41
[p x DSWDTOSC=INTOSCREF ]
"42
[p x RTCOSC=INTOSCREF ]
"43
[p x DSBOREN=ON ]
"44
[p x DSWDTEN=ON ]
"45
[p x DSWDTPS=G2 ]
"48
[p x IOL1WAY=OFF ]
"49
[p x ADCSEL=BIT10 ]
"50
[p x PLLSEL=PLL96 ]
"51
[p x MSSP7B_EN=MSK7 ]
"54
[p x WPFP=PAGE_63 ]
"55
[p x WPCFG=OFF ]
"58
[p x WPDIS=OFF ]
"59
[p x WPEND=PAGE_WPFP ]
[; ;main.h: 63: extern volatile unsigned short long statusFlagsUSLG;
[; ;peripherals.h: 11: inline void WaitNewTick(void);
[; ;peripherals.h: 12: void WaitTickCount(unsigned short);
[; ;peripherals.h: 13: inline void PPSUnlockFunc(void);
[; ;peripherals.h: 14: inline void PPSLockFunc(void);
[; ;peripherals.h: 15: unsigned short ReadAnalogVoltage(unsigned char);
[; ;peripherals.h: 16: unsigned char FlashReadAddress(unsigned short);
[; ;peripherals.h: 17: void FlashUnlockSequence(void);
[; ;peripherals.h: 18: void FlashWriteWord(unsigned short, unsigned char, unsigned char);
[; ;peripherals.h: 19: void WriteFlashValues(void);
[; ;peripherals.h: 20: void ReadFlashValues(void);
[; ;peripherals.h: 21: void InitEarthLeakage(void);
[; ;peripherals.h: 22: void ReadEarthLeakage(void);
[; ;peripherals.h: 23: void ReadKeySwitch(void);
[; ;peripherals.h: 25: extern unsigned short nextSerialUSG;
[; ;boostercomms.h: 11: extern unsigned char boosterCommsData[8][30];
[; ;boostercomms.h: 12: extern unsigned short boosterCommsDataSerial[30];
[; ;boostercomms.h: 14: void BoosterDataCommandComms(void);
[; ;boostercomms.h: 15: unsigned char BoosterCommsActive(void);
[; ;boostercomms.h: 16: void BoosterQueryStart(unsigned char);
[; ;boostercomms.h: 17: void BoosterCommandStart(unsigned short, unsigned char, unsigned char);
[; ;boostercomms.h: 18: void BoosterCommsDispatcher(void);
[; ;boostercomms.h: 19: void ResetBoosterStates(void);
[; ;boostercomms.h: 20: inline void SetCommsLow(void);
[; ;boostercomms.h: 21: inline void SetCommsHigh(void);
[; ;mastercomms.h: 11: void ProcessMasterComms(void);
[; ;mastercomms.h: 12: void ClearPastValues(void);
[; ;mastercomms.h: 13: void ClearPastValue(unsigned char);
[; ;mastercomms.h: 14: void ClearPacketNumbers(void);
[; ;mastercomms.h: 15: void ForceFiringMode(unsigned char);
[; ;mastercomms.h: 16: void SetIsolationRelay(unsigned char);
[; ;mastercomms.h: 18: extern unsigned short iscSerialUSG;
[; ;mastercomms.h: 19: extern unsigned short masterCommsTimeoutUSG;
"13 boostercomms.c
[v _commsStatusUCG `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 13: unsigned char commsStatusUCG;
"14
[v _commsTXBitsUSLG `um ~T0 @X0 1 e ]
[; ;boostercomms.c: 14: unsigned short long commsTXBitsUSLG;
"15
[v _commsDataModeUCG `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 15: unsigned char commsDataModeUCG;
"16
[v _commandResponseUS `us ~T0 @X0 1 e ]
[; ;boostercomms.c: 16: unsigned short commandResponseUS;
"17
[v _commandBLCalibFlag `us ~T0 @X0 1 e ]
[; ;boostercomms.c: 17: unsigned short commandBLCalibFlag;
"18
[v _ISO_COUNTER `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 18: unsigned char ISO_COUNTER;
"19
[v _counterELTTests `us ~T0 @X0 1 e ]
[; ;boostercomms.c: 19: unsigned short counterELTTests;
"20
[v _counterELTFailures `us ~T0 @X0 1 e ]
[; ;boostercomms.c: 20: unsigned short counterELTFailures;
"21
[v _commsOffsetADCValueUS `us ~T0 @X0 1 e ]
[; ;boostercomms.c: 21: unsigned short commsOffsetADCValueUS;
"22
[v _cableFaultCounter `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 22: unsigned char cableFaultCounter;
"23
[v _QueryFailureCounter `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 23: unsigned char QueryFailureCounter;
"25
[v _missingSerialWinUCS `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 25: unsigned char missingSerialWinUCS;
"26
[v _statusGetSerialUCS `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 26: unsigned char statusGetSerialUCS;
"27
[v _dispStatusUCS `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 27: unsigned char dispStatusUCS;
"28
[v _boosterCountUC `uc ~T0 @X0 1 e ]
[; ;boostercomms.c: 28: unsigned char boosterCountUC;
[v F8031 `uc ~T0 @X0 -> 30 `i t ]
"32
[v _boosterCommsData `F8031 ~T0 @X0 -> 8 `i e ]
[; ;boostercomms.c: 32: unsigned char boosterCommsData[8][30];
"33
[v _boosterCommsDataSerial `us ~T0 @X0 -> 30 `i e ]
[; ;boostercomms.c: 33: unsigned short boosterCommsDataSerial[30];
[; ;boostercomms.c: 35: void ProcessRXFrame(unsigned short, unsigned char);
[; ;boostercomms.c: 36: unsigned char CheckBoosterRXParity(unsigned short);
[; ;boostercomms.c: 37: unsigned char CheckDataCollision(void);
[; ;boostercomms.c: 38: unsigned char NewBoosterAdded(void);
[; ;boostercomms.c: 39: unsigned char SetWindowID(void);
[; ;boostercomms.c: 40: unsigned char WindowIDBacktrack(unsigned char *, unsigned short *, unsigned char *);
[; ;boostercomms.c: 41: void AssignSerialNumber(void);
[; ;boostercomms.c: 42: void RunBLCalibration(void);
[; ;boostercomms.c: 43: unsigned char QueryWinSerial(void);
[; ;boostercomms.c: 44: unsigned char LowestMissingSerial(void);
[; ;boostercomms.c: 45: void ResetSingleBoosterState(unsigned char boosterNumberUC);
[; ;boostercomms.c: 46: void CheckLineFault(void);
"48
[v _BoosterDataCommandComms `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 48: void BoosterDataCommandComms(void){
[e :U _BoosterDataCommandComms ]
[f ]
"49
[v F8111 `us ~T0 @X0 1 s counterCommsStatusUSS ]
"50
[v F8112 `us ~T0 @X0 1 s counterSyncStatusUSS ]
"51
[v F8113 `uc ~T0 @X0 1 s commsBitsSentUCS ]
"52
[v F8114 `uc ~T0 @X0 1 s framesReceivedPhaseUCS ]
"54
[v _commsADCValueUS `us ~T0 @X0 1 a ]
"55
[v F8116 `uc ~T0 @X0 1 s syncModeUCS ]
"56
[v F8117 `uc ~T0 @X0 1 s bitsReadUCS ]
"57
[v F8118 `uc ~T0 @X0 1 s lvlCountUCS ]
"58
[v F8119 `us ~T0 @X0 1 s recvFrameUSS ]
"59
[v F8120 `uc ~T0 @X0 1 s cableFaultModeUCS ]
"60
[v F8121 `uc ~T0 @X0 1 s cableTestUCS ]
[; ;boostercomms.c: 49: static unsigned short counterCommsStatusUSS;
[; ;boostercomms.c: 50: static unsigned short counterSyncStatusUSS;
[; ;boostercomms.c: 51: static unsigned char commsBitsSentUCS;
[; ;boostercomms.c: 52: static unsigned char framesReceivedPhaseUCS;
[; ;boostercomms.c: 54: unsigned short commsADCValueUS;
[; ;boostercomms.c: 55: static unsigned char syncModeUCS;
[; ;boostercomms.c: 56: static unsigned char bitsReadUCS;
[; ;boostercomms.c: 57: static unsigned char lvlCountUCS;
[; ;boostercomms.c: 58: static unsigned short recvFrameUSS;
[; ;boostercomms.c: 59: static unsigned char cableFaultModeUCS;
[; ;boostercomms.c: 60: static unsigned char cableTestUCS;
[; ;boostercomms.c: 63: counterCommsStatusUSS++;
"63
[e ++ F8111 -> -> 1 `i `us ]
[; ;boostercomms.c: 64: counterSyncStatusUSS++;
"64
[e ++ F8112 -> -> 1 `i `us ]
[; ;boostercomms.c: 65: switch(commsStatusUCG){
"65
[e $U 1111  ]
{
[; ;boostercomms.c: 66: case(0):
"66
[e :U 1112 ]
[; ;boostercomms.c: 67: return;
"67
[e $UE 1109  ]
[; ;boostercomms.c: 68: case(1):
"68
[e :U 1113 ]
[; ;boostercomms.c: 69: if(!(statusFlagsUSLG & 0b000000000000000000001000)){
"69
[e $ ! ! != & _statusFlagsUSLG -> -> -> 8 `i `m `um -> -> 0 `i `Vum 1114  ]
{
[; ;boostercomms.c: 70: statusFlagsUSLG |= 0b000000000000000000001000;
"70
[e =| _statusFlagsUSLG -> -> -> 8 `i `m `um ]
[; ;boostercomms.c: 71: counterCommsStatusUSS = 0;
"71
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 73: SetCommsLow();
"73
[e ( _SetCommsLow ..  ]
"74
}
[; ;boostercomms.c: 74: }else if(((statusFlagsUSLG & 0b000000000000000000000100) && (counterCommsStatusUSS == 200)) ||
[e $U 1115  ]
[e :U 1114 ]
[; ;boostercomms.c: 75: (!(statusFlagsUSLG & 0b000000000000000000000100) && (counterCommsStatusUSS == 250))){
"75
[e $ ! || && != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum == -> F8111 `ui -> -> 200 `i `ui && ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum == -> F8111 `ui -> -> 250 `i `ui 1116  ]
{
[; ;boostercomms.c: 76: commsStatusUCG = 2;
"76
[e = _commsStatusUCG -> -> 2 `i `uc ]
[; ;boostercomms.c: 77: statusFlagsUSLG &= ~0b000000000000000000001000;
"77
[e =& _statusFlagsUSLG -> -> ~ -> 8 `i `m `um ]
[; ;boostercomms.c: 78: counterCommsStatusUSS = 0;
"78
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 79: SetCommsHigh();
"79
[e ( _SetCommsHigh ..  ]
"80
}
[e :U 1116 ]
"81
[e :U 1115 ]
[; ;boostercomms.c: 80: }
[; ;boostercomms.c: 81: break;
[e $U 1110  ]
[; ;boostercomms.c: 82: case(2):
"82
[e :U 1117 ]
[; ;boostercomms.c: 83: if(!(statusFlagsUSLG & 0b000000000000000000001000)){
"83
[e $ ! ! != & _statusFlagsUSLG -> -> -> 8 `i `m `um -> -> 0 `i `Vum 1118  ]
{
[; ;boostercomms.c: 84: statusFlagsUSLG |= 0b000000000000000000001000;
"84
[e =| _statusFlagsUSLG -> -> -> 8 `i `m `um ]
[; ;boostercomms.c: 85: if(statusFlagsUSLG & 0b000000000000000000000100)
"85
[e $ ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum 1119  ]
[; ;boostercomms.c: 86: commsTXBitsUSLG <<= 21;
"86
[e =<< _commsTXBitsUSLG -> 21 `i ]
[e :U 1119 ]
[; ;boostercomms.c: 87: commsBitsSentUCS = 0;
"87
[e = F8113 -> -> 0 `i `uc ]
"88
}
[; ;boostercomms.c: 88: }else{
[e $U 1120  ]
[e :U 1118 ]
{
[; ;boostercomms.c: 89: if(counterCommsStatusUSS == 65){
"89
[e $ ! == -> F8111 `ui -> -> 65 `i `ui 1121  ]
{
[; ;boostercomms.c: 90: if(!(commsTXBitsUSLG & 0b100000000000000000000000))
"90
[e $ ! ! != & -> _commsTXBitsUSLG `l -> 8388608 `l -> -> 0 `i `l 1122  ]
[; ;boostercomms.c: 91: SetCommsLow();
"91
[e ( _SetCommsLow ..  ]
[e :U 1122 ]
"92
}
[; ;boostercomms.c: 92: }else if(counterCommsStatusUSS == 75){
[e $U 1123  ]
[e :U 1121 ]
[e $ ! == -> F8111 `ui -> -> 75 `i `ui 1124  ]
{
[; ;boostercomms.c: 93: SetCommsLow();
"93
[e ( _SetCommsLow ..  ]
"94
}
[; ;boostercomms.c: 94: }else if(counterCommsStatusUSS == 100){
[e $U 1125  ]
[e :U 1124 ]
[e $ ! == -> F8111 `ui -> -> 100 `i `ui 1126  ]
{
[; ;boostercomms.c: 95: commsTXBitsUSLG <<= 1;
"95
[e =<< _commsTXBitsUSLG -> 1 `i ]
[; ;boostercomms.c: 96: commsBitsSentUCS++;
"96
[e ++ F8113 -> -> 1 `i `uc ]
[; ;boostercomms.c: 97: SetCommsHigh();
"97
[e ( _SetCommsHigh ..  ]
[; ;boostercomms.c: 98: if((statusFlagsUSLG & 0b000000000000000000000100) && (commsBitsSentUCS == 3)){
"98
[e $ ! && != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum == -> F8113 `i -> 3 `i 1127  ]
{
[; ;boostercomms.c: 99: commsStatusUCG = 4;
"99
[e = _commsStatusUCG -> -> 4 `i `uc ]
[; ;boostercomms.c: 100: statusFlagsUSLG &= ~0b000000000000000000001000;
"100
[e =& _statusFlagsUSLG -> -> ~ -> 8 `i `m `um ]
"101
}
[; ;boostercomms.c: 101: }else if(!(statusFlagsUSLG & 0b000000000000000000000100) && (commsBitsSentUCS == 24)){
[e $U 1128  ]
[e :U 1127 ]
[e $ ! && ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum == -> F8113 `i -> 24 `i 1129  ]
{
[; ;boostercomms.c: 102: commsStatusUCG = 3;
"102
[e = _commsStatusUCG -> -> 3 `i `uc ]
[; ;boostercomms.c: 103: statusFlagsUSLG &= ~0b000000000000000000001000;
"103
[e =& _statusFlagsUSLG -> -> ~ -> 8 `i `m `um ]
[; ;boostercomms.c: 104: framesReceivedPhaseUCS = 0;
"104
[e = F8114 -> -> 0 `i `uc ]
[; ;boostercomms.c: 105: syncModeUCS = 5;
"105
[e = F8116 -> -> 5 `i `uc ]
"106
}
[e :U 1129 ]
"107
[e :U 1128 ]
[; ;boostercomms.c: 106: }
[; ;boostercomms.c: 107: counterCommsStatusUSS = 0;
[e = F8111 -> -> 0 `i `us ]
"108
}
[e :U 1126 ]
"109
[e :U 1125 ]
[e :U 1123 ]
}
[e :U 1120 ]
[; ;boostercomms.c: 108: }
[; ;boostercomms.c: 109: }
[; ;boostercomms.c: 110: break;
"110
[e $U 1110  ]
[; ;boostercomms.c: 111: case(3):
"111
[e :U 1130 ]
[; ;boostercomms.c: 112: commsADCValueUS = ReadAnalogVoltage(2);
"112
[e = _commsADCValueUS ( _ReadAnalogVoltage (1 -> -> 2 `i `uc ]
[; ;boostercomms.c: 113: switch(syncModeUCS){
"113
[e $U 1132  ]
{
[; ;boostercomms.c: 114: case(5):
"114
[e :U 1133 ]
[; ;boostercomms.c: 115: if(counterCommsStatusUSS > (75 - 10) && (framesReceivedPhaseUCS == 0))
"115
[e $ ! && > -> F8111 `ui -> - -> 75 `i -> 10 `i `ui == -> F8114 `i -> 0 `i 1134  ]
[; ;boostercomms.c: 116: syncModeUCS = 0;
"116
[e = F8116 -> -> 0 `i `uc ]
[e $U 1135  ]
"117
[e :U 1134 ]
[; ;boostercomms.c: 117: else if(framesReceivedPhaseUCS != 0)
[e $ ! != -> F8114 `i -> 0 `i 1136  ]
[; ;boostercomms.c: 118: syncModeUCS = 0;
"118
[e = F8116 -> -> 0 `i `uc ]
[e :U 1136 ]
"119
[e :U 1135 ]
[; ;boostercomms.c: 119: break;
[e $U 1131  ]
[; ;boostercomms.c: 121: case(0):
"121
[e :U 1137 ]
[; ;boostercomms.c: 123: if((commsADCValueUS-commsOffsetADCValueUS) > 310){
"123
[e $ ! > - -> _commsADCValueUS `ui -> _commsOffsetADCValueUS `ui -> -> 310 `i `ui 1138  ]
{
[; ;boostercomms.c: 124: syncModeUCS = 1;
"124
[e = F8116 -> -> 1 `i `uc ]
[; ;boostercomms.c: 125: statusFlagsUSLG |= 0b000000000000001000000000;
"125
[e =| _statusFlagsUSLG -> -> -> 512 `i `m `um ]
[; ;boostercomms.c: 126: counterSyncStatusUSS = 0;
"126
[e = F8112 -> -> 0 `i `us ]
[; ;boostercomms.c: 127: lvlCountUCS = 1;
"127
[e = F8118 -> -> 1 `i `uc ]
"128
}
[; ;boostercomms.c: 128: }else if(counterCommsStatusUSS > (75 + 50))
[e $U 1139  ]
[e :U 1138 ]
[e $ ! > -> F8111 `ui -> + -> 75 `i -> 50 `i `ui 1140  ]
[; ;boostercomms.c: 129: syncModeUCS = 4;
"129
[e = F8116 -> -> 4 `i `uc ]
[e :U 1140 ]
"130
[e :U 1139 ]
[; ;boostercomms.c: 130: break;
[e $U 1131  ]
[; ;boostercomms.c: 131: case(1):
"131
[e :U 1141 ]
[; ;boostercomms.c: 132: if((commsADCValueUS-commsOffsetADCValueUS) > 310)
"132
[e $ ! > - -> _commsADCValueUS `ui -> _commsOffsetADCValueUS `ui -> -> 310 `i `ui 1142  ]
[; ;boostercomms.c: 133: lvlCountUCS++;
"133
[e ++ F8118 -> -> 1 `i `uc ]
[e :U 1142 ]
[; ;boostercomms.c: 134: if((commsADCValueUS-commsOffsetADCValueUS) > 620){
"134
[e $ ! > - -> _commsADCValueUS `ui -> _commsOffsetADCValueUS `ui -> -> 620 `i `ui 1143  ]
{
[; ;boostercomms.c: 135: syncModeUCS = 4;
"135
[e = F8116 -> -> 4 `i `uc ]
[; ;boostercomms.c: 136: statusFlagsUSLG |= 0b000000000000010000000000;
"136
[e =| _statusFlagsUSLG -> -> -> 1024 `i `m `um ]
"137
}
[e :U 1143 ]
[; ;boostercomms.c: 137: }
[; ;boostercomms.c: 138: if(counterSyncStatusUSS == 80){
"138
[e $ ! == -> F8112 `ui -> -> 80 `i `ui 1144  ]
{
[; ;boostercomms.c: 139: if(lvlCountUCS < 80 - 10){
"139
[e $ ! < -> F8118 `i - -> 80 `i -> 10 `i 1145  ]
{
[; ;boostercomms.c: 140: LATAbits.LATA6 = 1;
"140
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;boostercomms.c: 141: syncModeUCS = 4;
"141
[e = F8116 -> -> 4 `i `uc ]
[; ;boostercomms.c: 142: statusFlagsUSLG |= 0b000000000000000100000000;
"142
[e =| _statusFlagsUSLG -> -> -> 256 `i `m `um ]
"143
}
[; ;boostercomms.c: 143: }else{
[e $U 1146  ]
[e :U 1145 ]
{
[; ;boostercomms.c: 144: syncModeUCS = 2;
"144
[e = F8116 -> -> 2 `i `uc ]
[; ;boostercomms.c: 145: counterSyncStatusUSS = 0;
"145
[e = F8112 -> -> 0 `i `us ]
[; ;boostercomms.c: 146: recvFrameUSS = 0;
"146
[e = F8119 -> -> 0 `i `us ]
[; ;boostercomms.c: 147: bitsReadUCS = 0;
"147
[e = F8117 -> -> 0 `i `uc ]
[; ;boostercomms.c: 148: lvlCountUCS = 0;
"148
[e = F8118 -> -> 0 `i `uc ]
"149
}
[e :U 1146 ]
"150
}
[e :U 1144 ]
[; ;boostercomms.c: 149: }
[; ;boostercomms.c: 150: }
[; ;boostercomms.c: 151: break;
"151
[e $U 1131  ]
[; ;boostercomms.c: 152: case(2):
"152
[e :U 1147 ]
[; ;boostercomms.c: 153: if((commsADCValueUS-commsOffsetADCValueUS) > 310)
"153
[e $ ! > - -> _commsADCValueUS `ui -> _commsOffsetADCValueUS `ui -> -> 310 `i `ui 1148  ]
[; ;boostercomms.c: 154: lvlCountUCS++;
"154
[e ++ F8118 -> -> 1 `i `uc ]
[e :U 1148 ]
[; ;boostercomms.c: 155: if(counterSyncStatusUSS == 60){
"155
[e $ ! == -> F8112 `ui -> -> 60 `i `ui 1149  ]
{
[; ;boostercomms.c: 156: recvFrameUSS <<= 1;
"156
[e =<< F8119 -> 1 `i ]
[; ;boostercomms.c: 157: if((lvlCountUCS < 10) || (lvlCountUCS > 50)){
"157
[e $ ! || < -> F8118 `i -> 10 `i > -> F8118 `i -> 50 `i 1150  ]
{
[; ;boostercomms.c: 158: syncModeUCS = 4;
"158
[e = F8116 -> -> 4 `i `uc ]
[; ;boostercomms.c: 159: statusFlagsUSLG |= 0b000000000000000100000000;
"159
[e =| _statusFlagsUSLG -> -> -> 256 `i `m `um ]
"160
}
[; ;boostercomms.c: 160: }else if(lvlCountUCS < 30){
[e $U 1151  ]
[e :U 1150 ]
[e $ ! < -> F8118 `i -> 30 `i 1152  ]
{
[; ;boostercomms.c: 161: recvFrameUSS |= 1;
"161
[e =| F8119 -> -> 1 `i `us ]
"162
}
[e :U 1152 ]
"163
[e :U 1151 ]
[; ;boostercomms.c: 162: }
[; ;boostercomms.c: 163: if(++bitsReadUCS == 16)
[e $ ! == -> =+ F8117 -> -> 1 `i `uc `i -> 16 `i 1153  ]
[; ;boostercomms.c: 164: syncModeUCS = 3;
"164
[e = F8116 -> -> 3 `i `uc ]
[e :U 1153 ]
[; ;boostercomms.c: 165: lvlCountUCS = 0;
"165
[e = F8118 -> -> 0 `i `uc ]
[; ;boostercomms.c: 166: counterSyncStatusUSS = 0;
"166
[e = F8112 -> -> 0 `i `us ]
"167
}
[e :U 1149 ]
[; ;boostercomms.c: 167: }
[; ;boostercomms.c: 168: break;
"168
[e $U 1131  ]
[; ;boostercomms.c: 169: case(3):
"169
[e :U 1154 ]
[; ;boostercomms.c: 170: if((commsADCValueUS-commsOffsetADCValueUS) > 310)
"170
[e $ ! > - -> _commsADCValueUS `ui -> _commsOffsetADCValueUS `ui -> -> 310 `i `ui 1155  ]
[; ;boostercomms.c: 171: lvlCountUCS++;
"171
[e ++ F8118 -> -> 1 `i `uc ]
[e :U 1155 ]
[; ;boostercomms.c: 172: if((commsADCValueUS-commsOffsetADCValueUS) > 620){
"172
[e $ ! > - -> _commsADCValueUS `ui -> _commsOffsetADCValueUS `ui -> -> 620 `i `ui 1156  ]
{
[; ;boostercomms.c: 173: syncModeUCS = 4;
"173
[e = F8116 -> -> 4 `i `uc ]
[; ;boostercomms.c: 174: statusFlagsUSLG |= 0b000000000000010000000000;
"174
[e =| _statusFlagsUSLG -> -> -> 1024 `i `m `um ]
"175
}
[e :U 1156 ]
[; ;boostercomms.c: 175: }
[; ;boostercomms.c: 176: if(counterSyncStatusUSS == 110){
"176
[e $ ! == -> F8112 `ui -> -> 110 `i `ui 1157  ]
{
[; ;boostercomms.c: 177: if(lvlCountUCS < 110 - 10)
"177
[e $ ! < -> F8118 `i - -> 110 `i -> 10 `i 1158  ]
[; ;boostercomms.c: 178: statusFlagsUSLG |= 0b000000000000000100000000;
"178
[e =| _statusFlagsUSLG -> -> -> 256 `i `m `um ]
[e :U 1158 ]
[; ;boostercomms.c: 179: syncModeUCS = 4;
"179
[e = F8116 -> -> 4 `i `uc ]
"180
}
[e :U 1157 ]
[; ;boostercomms.c: 180: }
[; ;boostercomms.c: 181: break;
"181
[e $U 1131  ]
[; ;boostercomms.c: 182: case(4):
"182
[e :U 1159 ]
[; ;boostercomms.c: 183: if(counterCommsStatusUSS == 1300){
"183
[e $ ! == -> F8111 `ui -> -> 1300 `i `ui 1160  ]
{
[; ;boostercomms.c: 184: ProcessRXFrame(recvFrameUSS, framesReceivedPhaseUCS+1);
"184
[e ( _ProcessRXFrame (2 , F8119 -> + -> F8114 `i -> 1 `i `uc ]
[; ;boostercomms.c: 185: if(statusFlagsUSLG & 0b000000000000000000000100){
"185
[e $ ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum 1161  ]
{
[; ;boostercomms.c: 186: commsStatusUCG = 4;
"186
[e = _commsStatusUCG -> -> 4 `i `uc ]
"187
}
[; ;boostercomms.c: 187: }else{
[e $U 1162  ]
[e :U 1161 ]
{
[; ;boostercomms.c: 188: commsStatusUCG = 6;
"188
[e = _commsStatusUCG -> -> 6 `i `uc ]
[; ;boostercomms.c: 189: SetCommsLow();
"189
[e ( _SetCommsLow ..  ]
"190
}
[e :U 1162 ]
[; ;boostercomms.c: 190: }
[; ;boostercomms.c: 191: counterCommsStatusUSS = 0;
"191
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 192: recvFrameUSS = 0;
"192
[e = F8119 -> -> 0 `i `us ]
[; ;boostercomms.c: 193: framesReceivedPhaseUCS++;
"193
[e ++ F8114 -> -> 1 `i `uc ]
[; ;boostercomms.c: 194: statusFlagsUSLG &= ~0b000000000000001000000000;
"194
[e =& _statusFlagsUSLG -> -> ~ -> 512 `i `m `um ]
[; ;boostercomms.c: 195: statusFlagsUSLG &= ~0b000000000000000100000000;
"195
[e =& _statusFlagsUSLG -> -> ~ -> 256 `i `m `um ]
[; ;boostercomms.c: 196: statusFlagsUSLG &= ~0b000000000000010000000000;
"196
[e =& _statusFlagsUSLG -> -> ~ -> 1024 `i `m `um ]
"197
}
[e :U 1160 ]
[; ;boostercomms.c: 197: }
[; ;boostercomms.c: 198: break;
"198
[e $U 1131  ]
"199
}
[; ;boostercomms.c: 199: }
[e $U 1131  ]
"113
[e :U 1132 ]
[e [\ F8116 , $ -> -> 5 `i `uc 1133
 , $ -> -> 0 `i `uc 1137
 , $ -> -> 1 `i `uc 1141
 , $ -> -> 2 `i `uc 1147
 , $ -> -> 3 `i `uc 1154
 , $ -> -> 4 `i `uc 1159
 1131 ]
"199
[e :U 1131 ]
[; ;boostercomms.c: 200: break;
"200
[e $U 1110  ]
[; ;boostercomms.c: 201: case(4):
"201
[e :U 1163 ]
[; ;boostercomms.c: 202: if(!(statusFlagsUSLG & 0b000000000000000000001000)){
"202
[e $ ! ! != & _statusFlagsUSLG -> -> -> 8 `i `m `um -> -> 0 `i `Vum 1164  ]
{
[; ;boostercomms.c: 203: statusFlagsUSLG |= 0b000000000000000000001000;
"203
[e =| _statusFlagsUSLG -> -> -> 8 `i `m `um ]
[; ;boostercomms.c: 204: framesReceivedPhaseUCS = 0;
"204
[e = F8114 -> -> 0 `i `uc ]
"205
}
[; ;boostercomms.c: 205: }else{
[e $U 1165  ]
[e :U 1164 ]
{
[; ;boostercomms.c: 206: if(framesReceivedPhaseUCS == 15){
"206
[e $ ! == -> F8114 `i -> 15 `i 1166  ]
{
[; ;boostercomms.c: 207: if(statusFlagsUSLG & 0b000000000000000010000000){
"207
[e $ ! != & _statusFlagsUSLG -> -> -> 128 `i `m `um -> -> 0 `i `Vum 1167  ]
{
[; ;boostercomms.c: 208: commsStatusUCG = 6;
"208
[e = _commsStatusUCG -> -> 6 `i `uc ]
[; ;boostercomms.c: 209: statusFlagsUSLG &= ~0b000000000000000000001000;
"209
[e =& _statusFlagsUSLG -> -> ~ -> 8 `i `m `um ]
[; ;boostercomms.c: 210: statusFlagsUSLG &= ~0b000000000000000010000000;
"210
[e =& _statusFlagsUSLG -> -> ~ -> 128 `i `m `um ]
[; ;boostercomms.c: 211: SetCommsLow();
"211
[e ( _SetCommsLow ..  ]
"212
}
[; ;boostercomms.c: 212: }else{
[e $U 1168  ]
[e :U 1167 ]
{
[; ;boostercomms.c: 213: commsStatusUCG = 5;
"213
[e = _commsStatusUCG -> -> 5 `i `uc ]
[; ;boostercomms.c: 214: framesReceivedPhaseUCS = 0;
"214
[e = F8114 -> -> 0 `i `uc ]
"215
}
[e :U 1168 ]
"216
}
[; ;boostercomms.c: 215: }
[; ;boostercomms.c: 216: }else{
[e $U 1169  ]
[e :U 1166 ]
{
[; ;boostercomms.c: 217: commsStatusUCG = 3;
"217
[e = _commsStatusUCG -> -> 3 `i `uc ]
[; ;boostercomms.c: 218: syncModeUCS = 5;
"218
[e = F8116 -> -> 5 `i `uc ]
"219
}
[e :U 1169 ]
"220
}
[e :U 1165 ]
[; ;boostercomms.c: 219: }
[; ;boostercomms.c: 220: }
[; ;boostercomms.c: 221: break;
"221
[e $U 1110  ]
[; ;boostercomms.c: 222: case(5):
"222
[e :U 1170 ]
[; ;boostercomms.c: 223: if(counterCommsStatusUSS == 2){
"223
[e $ ! == -> F8111 `ui -> -> 2 `i `ui 1171  ]
{
[; ;boostercomms.c: 224: if(statusFlagsUSLG & 0b001000000000000000000000)
"224
[e $ ! != & -> _statusFlagsUSLG `l -> 2097152 `l -> -> 0 `i `l 1172  ]
[; ;boostercomms.c: 225: 1;
"225
[e -> 1 `i ]
[e $U 1173  ]
"228
[e :U 1172 ]
[; ;boostercomms.c: 228: else if(!(statusFlagsUSLG & 0b000000000000000001000000) && (statusFlagsUSLG & 0b000000000000000000000010)&&!(statusFlagsUSLG & 0b000000000000000000100000)&&!(statusFlagsUSLG & 0b000000000000000000010000)){
[e $ ! && && && ! != & _statusFlagsUSLG -> -> -> 64 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 2 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 32 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 16 `i `m `um -> -> 0 `i `Vum 1174  ]
{
[; ;boostercomms.c: 229: LATAbits.LATA6 = 1;
"229
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
"230
}
[; ;boostercomms.c: 230: }
[e $U 1175  ]
"231
[e :U 1174 ]
[; ;boostercomms.c: 231: else if((statusFlagsUSLG & 0b000000000000000001000000) || (statusFlagsUSLG & 0b000000000000000000010000)){
[e $ ! || != & _statusFlagsUSLG -> -> -> 64 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 16 `i `m `um -> -> 0 `i `Vum 1176  ]
{
[; ;boostercomms.c: 232: LATBbits.LATB3 = 1;
"232
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;boostercomms.c: 233: 1;
"233
[e -> 1 `i ]
"234
}
[; ;boostercomms.c: 234: }
[e $U 1177  ]
"235
[e :U 1176 ]
[; ;boostercomms.c: 235: else if (!(statusFlagsUSLG & 0b000000000000000000000010)||(statusFlagsUSLG & 0b000000000000000000100000)){
[e $ ! || ! != & _statusFlagsUSLG -> -> -> 2 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 32 `i `m `um -> -> 0 `i `Vum 1178  ]
{
[; ;boostercomms.c: 236: LATCbits.LATC0 = 1;
"236
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
"237
}
[e :U 1178 ]
"238
[e :U 1177 ]
[e :U 1175 ]
[e :U 1173 ]
}
[; ;boostercomms.c: 237: }
[; ;boostercomms.c: 238: }else if(counterCommsStatusUSS == 500){
[e $U 1179  ]
[e :U 1171 ]
[e $ ! == -> F8111 `ui -> -> 500 `i `ui 1180  ]
{
[; ;boostercomms.c: 239: commsStatusUCG = 4;
"239
[e = _commsStatusUCG -> -> 4 `i `uc ]
[; ;boostercomms.c: 240: statusFlagsUSLG |= 0b000000000000000010000000;
"240
[e =| _statusFlagsUSLG -> -> -> 128 `i `m `um ]
[; ;boostercomms.c: 241: counterCommsStatusUSS = 0;
"241
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 242: if(!(statusFlagsUSLG & 0b001000000000000000000000)){
"242
[e $ ! ! != & -> _statusFlagsUSLG `l -> 2097152 `l -> -> 0 `i `l 1181  ]
{
[; ;boostercomms.c: 243: LATAbits.LATA6 = 0;
"243
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;boostercomms.c: 244: LATBbits.LATB3 = 0;
"244
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;boostercomms.c: 245: LATCbits.LATC0 = 0;
"245
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"246
}
[e :U 1181 ]
"247
}
[e :U 1180 ]
"248
[e :U 1179 ]
[; ;boostercomms.c: 246: }
[; ;boostercomms.c: 247: }
[; ;boostercomms.c: 248: break;
[e $U 1110  ]
[; ;boostercomms.c: 249: case(6):
"249
[e :U 1182 ]
[; ;boostercomms.c: 250: if(counterCommsStatusUSS == 300){
"250
[e $ ! == -> F8111 `ui -> -> 300 `i `ui 1183  ]
{
[; ;boostercomms.c: 251: commsStatusUCG = 7;
"251
[e = _commsStatusUCG -> -> 7 `i `uc ]
[; ;boostercomms.c: 252: counterCommsStatusUSS = 0;
"252
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 253: SetCommsHigh();
"253
[e ( _SetCommsHigh ..  ]
"254
}
[e :U 1183 ]
[; ;boostercomms.c: 254: }
[; ;boostercomms.c: 255: break;
"255
[e $U 1110  ]
[; ;boostercomms.c: 256: case(7):
"256
[e :U 1184 ]
[; ;boostercomms.c: 257: if(!(statusFlagsUSLG & 0b000000000000000000001000)){
"257
[e $ ! ! != & _statusFlagsUSLG -> -> -> 8 `i `m `um -> -> 0 `i `Vum 1185  ]
{
[; ;boostercomms.c: 258: statusFlagsUSLG |= 0b000000000000000000001000;
"258
[e =| _statusFlagsUSLG -> -> -> 8 `i `m `um ]
[; ;boostercomms.c: 259: if(statusFlagsUSLG & 0b001000000000000000000000)
"259
[e $ ! != & -> _statusFlagsUSLG `l -> 2097152 `l -> -> 0 `i `l 1186  ]
[; ;boostercomms.c: 260: 1;
"260
[e -> 1 `i ]
[e $U 1187  ]
"263
[e :U 1186 ]
[; ;boostercomms.c: 263: else if((statusFlagsUSLG & 0b000000000000000001000000) || (statusFlagsUSLG & 0b000000000000000000010000) || !(statusFlagsUSLG & 0b000000000000000000000010)){
[e $ ! || || != & _statusFlagsUSLG -> -> -> 64 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 16 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 2 `i `m `um -> -> 0 `i `Vum 1188  ]
{
[; ;boostercomms.c: 265: if (statusFlagsUSLG & 0b000000000000000000000100){
"265
[e $ ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum 1189  ]
{
[; ;boostercomms.c: 266: LATBbits.LATB3 = 1;
"266
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
"267
}
[; ;boostercomms.c: 267: }
[e $U 1190  ]
"268
[e :U 1189 ]
[; ;boostercomms.c: 268: else
[; ;boostercomms.c: 269: LATCbits.LATC0 = 1;
"269
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[e :U 1190 ]
"270
}
[; ;boostercomms.c: 270: }
[e $U 1191  ]
"271
[e :U 1188 ]
[; ;boostercomms.c: 271: else if(!(statusFlagsUSLG & 0b000000000000000000000100))
[e $ ! ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum 1192  ]
[; ;boostercomms.c: 272: LATCbits.LATC0 = 1;
"272
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[e $U 1193  ]
"273
[e :U 1192 ]
[; ;boostercomms.c: 273: else{
{
[; ;boostercomms.c: 274: LATAbits.LATA6 = 1;
"274
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
"275
}
[e :U 1193 ]
[e :U 1191 ]
[e :U 1187 ]
[; ;boostercomms.c: 275: }
[; ;boostercomms.c: 278: InitEarthLeakage();
"278
[e ( _InitEarthLeakage ..  ]
[; ;boostercomms.c: 279: counterELTTests =0;
"279
[e = _counterELTTests -> -> 0 `i `us ]
"281
}
[; ;boostercomms.c: 281: }else if(counterCommsStatusUSS >= 245 && counterELTTests <=5){
[e $U 1194  ]
[e :U 1185 ]
[e $ ! && >= -> F8111 `ui -> -> 245 `i `ui <= -> _counterELTTests `ui -> -> 5 `i `ui 1195  ]
{
[; ;boostercomms.c: 282: ReadEarthLeakage();
"282
[e ( _ReadEarthLeakage ..  ]
"283
}
[; ;boostercomms.c: 283: }else if(counterCommsStatusUSS == 500){
[e $U 1196  ]
[e :U 1195 ]
[e $ ! == -> F8111 `ui -> -> 500 `i `ui 1197  ]
{
[; ;boostercomms.c: 284: statusFlagsUSLG &= ~0b000000000000000000001000;
"284
[e =& _statusFlagsUSLG -> -> ~ -> 8 `i `m `um ]
[; ;boostercomms.c: 285: commsStatusUCG = 9;
"285
[e = _commsStatusUCG -> -> 9 `i `uc ]
[; ;boostercomms.c: 286: cableTestUCS = 0;
"286
[e = F8121 -> -> 0 `i `uc ]
[; ;boostercomms.c: 287: counterCommsStatusUSS = 0;
"287
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 288: if(!(statusFlagsUSLG & 0b001000000000000000000000)){
"288
[e $ ! ! != & -> _statusFlagsUSLG `l -> 2097152 `l -> -> 0 `i `l 1198  ]
{
[; ;boostercomms.c: 289: LATAbits.LATA6 = 0;
"289
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;boostercomms.c: 290: LATBbits.LATB3 = 0;
"290
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;boostercomms.c: 291: LATCbits.LATC0 = 0;
"291
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"292
}
[e :U 1198 ]
"302
}
[e :U 1197 ]
"303
[e :U 1196 ]
[e :U 1194 ]
[; ;boostercomms.c: 292: }
[; ;boostercomms.c: 302: }
[; ;boostercomms.c: 303: break;
[e $U 1110  ]
[; ;boostercomms.c: 304: case(8):
"304
[e :U 1199 ]
[; ;boostercomms.c: 305: counterCommsStatusUSS++;
"305
[e ++ F8111 -> -> 1 `i `us ]
[; ;boostercomms.c: 306: switch(cableFaultModeUCS){
"306
[e $U 1201  ]
{
[; ;boostercomms.c: 307: case(0):
"307
[e :U 1202 ]
[; ;boostercomms.c: 308: counterCommsStatusUSS = 0;
"308
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 309: cableFaultModeUCS = 4;
"309
[e = F8120 -> -> 4 `i `uc ]
[; ;boostercomms.c: 310: break;
"310
[e $U 1200  ]
[; ;boostercomms.c: 311: case(4):
"311
[e :U 1203 ]
[; ;boostercomms.c: 312: if(counterCommsStatusUSS == 39500){
"312
[e $ ! == -> F8111 `l -> 39500 `l 1204  ]
{
[; ;boostercomms.c: 313: cableFaultModeUCS = 6;
"313
[e = F8120 -> -> 6 `i `uc ]
[; ;boostercomms.c: 314: LATBbits.LATB3 = 1;
"314
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
"315
}
[e :U 1204 ]
[; ;boostercomms.c: 315: }
[; ;boostercomms.c: 316: break;
"316
[e $U 1200  ]
[; ;boostercomms.c: 317: case(6):
"317
[e :U 1205 ]
[; ;boostercomms.c: 318: if(counterCommsStatusUSS == 40000){
"318
[e $ ! == -> F8111 `l -> 40000 `l 1206  ]
{
[; ;boostercomms.c: 319: cableFaultModeUCS = 5;
"319
[e = F8120 -> -> 5 `i `uc ]
[; ;boostercomms.c: 320: LATBbits.LATB3 = 0;
"320
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;boostercomms.c: 321: counterCommsStatusUSS=0;
"321
[e = F8111 -> -> 0 `i `us ]
"322
}
[e :U 1206 ]
[; ;boostercomms.c: 322: }
[; ;boostercomms.c: 323: break;
"323
[e $U 1200  ]
[; ;boostercomms.c: 324: case(5):
"324
[e :U 1207 ]
[; ;boostercomms.c: 325: if(counterCommsStatusUSS == 35000)
"325
[e $ ! == -> F8111 `l -> 35000 `l 1208  ]
[; ;boostercomms.c: 326: cableFaultModeUCS = 1;
"326
[e = F8120 -> -> 1 `i `uc ]
[e :U 1208 ]
[; ;boostercomms.c: 327: break;
"327
[e $U 1200  ]
[; ;boostercomms.c: 328: case(1):
"328
[e :U 1209 ]
[; ;boostercomms.c: 329: SetCommsHigh();
"329
[e ( _SetCommsHigh ..  ]
[; ;boostercomms.c: 330: cableFaultModeUCS = 2;
"330
[e = F8120 -> -> 2 `i `uc ]
[; ;boostercomms.c: 331: break;
"331
[e $U 1200  ]
[; ;boostercomms.c: 332: case(2):
"332
[e :U 1210 ]
[; ;boostercomms.c: 333: if(counterCommsStatusUSS == 40000){
"333
[e $ ! == -> F8111 `l -> 40000 `l 1211  ]
{
[; ;boostercomms.c: 334: CheckLineFault();
"334
[e ( _CheckLineFault ..  ]
[; ;boostercomms.c: 335: cableFaultModeUCS = 3;
"335
[e = F8120 -> -> 3 `i `uc ]
[; ;boostercomms.c: 336: LATBbits.LATB3 = 1;
"336
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
"337
}
[e :U 1211 ]
[; ;boostercomms.c: 337: }
[; ;boostercomms.c: 338: break;
"338
[e $U 1200  ]
[; ;boostercomms.c: 339: case(3):
"339
[e :U 1212 ]
[; ;boostercomms.c: 340: if(counterCommsStatusUSS == 40500){
"340
[e $ ! == -> F8111 `l -> 40500 `l 1213  ]
{
[; ;boostercomms.c: 341: LATBbits.LATB3 = 0;
"341
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;boostercomms.c: 342: cableFaultModeUCS = 0;
"342
[e = F8120 -> -> 0 `i `uc ]
[; ;boostercomms.c: 343: if(statusFlagsUSLG & 0b010000000000000000000000)
"343
[e $ ! != & -> _statusFlagsUSLG `l -> 4194304 `l -> -> 0 `i `l 1214  ]
[; ;boostercomms.c: 344: SetCommsLow();
"344
[e ( _SetCommsLow ..  ]
[e $U 1215  ]
"345
[e :U 1214 ]
[; ;boostercomms.c: 345: else
[; ;boostercomms.c: 346: commsStatusUCG = 0;
"346
[e = _commsStatusUCG -> -> 0 `i `uc ]
[e :U 1215 ]
"348
}
[e :U 1213 ]
[; ;boostercomms.c: 348: }
[; ;boostercomms.c: 349: break;
"349
[e $U 1200  ]
"350
}
[; ;boostercomms.c: 350: }
[e $U 1200  ]
"306
[e :U 1201 ]
[e [\ F8120 , $ -> -> 0 `i `uc 1202
 , $ -> -> 4 `i `uc 1203
 , $ -> -> 6 `i `uc 1205
 , $ -> -> 5 `i `uc 1207
 , $ -> -> 1 `i `uc 1209
 , $ -> -> 2 `i `uc 1210
 , $ -> -> 3 `i `uc 1212
 1200 ]
"350
[e :U 1200 ]
[; ;boostercomms.c: 351: break;
"351
[e $U 1110  ]
[; ;boostercomms.c: 352: case(9):
"352
[e :U 1216 ]
[; ;boostercomms.c: 353: counterCommsStatusUSS++;
"353
[e ++ F8111 -> -> 1 `i `us ]
[; ;boostercomms.c: 354: switch(cableTestUCS){
"354
[e $U 1218  ]
{
[; ;boostercomms.c: 355: case(0):
"355
[e :U 1219 ]
[; ;boostercomms.c: 356: if(counterCommsStatusUSS == 1000){
"356
[e $ ! == -> F8111 `ui -> -> 1000 `i `ui 1220  ]
{
[; ;boostercomms.c: 357: if((statusFlagsUSLG & 0b000000000000000000000100)){
"357
[e $ ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum 1221  ]
{
[; ;boostercomms.c: 358: ReadKeySwitch();
"358
[e ( _ReadKeySwitch ..  ]
[; ;boostercomms.c: 359: CheckLineFault();
"359
[e ( _CheckLineFault ..  ]
"360
}
[e :U 1221 ]
[; ;boostercomms.c: 360: }
[; ;boostercomms.c: 361: if ((statusFlagsUSLG & 0b000000000000000000100000) && ISO_COUNTER == 0){
"361
[e $ ! && != & _statusFlagsUSLG -> -> -> 32 `i `m `um -> -> 0 `i `Vum == -> _ISO_COUNTER `i -> 0 `i 1222  ]
{
[; ;boostercomms.c: 362: counterCommsStatusUSS = 0;
"362
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 363: cableTestUCS = 1;
"363
[e = F8121 -> -> 1 `i `uc ]
[; ;boostercomms.c: 364: SetCommsLow();
"364
[e ( _SetCommsLow ..  ]
[; ;boostercomms.c: 365: LATDbits.LATD7 = 0;
"365
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"366
}
[; ;boostercomms.c: 366: }
[e $U 1223  ]
"367
[e :U 1222 ]
[; ;boostercomms.c: 367: else if(statusFlagsUSLG & 0b010000000000000000000000){
[e $ ! != & -> _statusFlagsUSLG `l -> 4194304 `l -> -> 0 `i `l 1224  ]
{
[; ;boostercomms.c: 368: SetCommsLow();
"368
[e ( _SetCommsLow ..  ]
[; ;boostercomms.c: 369: commsStatusUCG = 8;
"369
[e = _commsStatusUCG -> -> 8 `i `uc ]
[; ;boostercomms.c: 370: cableFaultModeUCS = 0;
"370
[e = F8120 -> -> 0 `i `uc ]
"371
}
[; ;boostercomms.c: 371: }
[e $U 1225  ]
"372
[e :U 1224 ]
[; ;boostercomms.c: 372: else
[; ;boostercomms.c: 373: commsStatusUCG = 0;
"373
[e = _commsStatusUCG -> -> 0 `i `uc ]
[e :U 1225 ]
[e :U 1223 ]
"374
}
[e :U 1220 ]
[; ;boostercomms.c: 374: }
[; ;boostercomms.c: 375: break;
"375
[e $U 1217  ]
[; ;boostercomms.c: 376: case(1):
"376
[e :U 1226 ]
[; ;boostercomms.c: 377: if(counterCommsStatusUSS == 39600){
"377
[e $ ! == -> F8111 `l -> 39600 `l 1227  ]
{
[; ;boostercomms.c: 378: ReadKeySwitch();
"378
[e ( _ReadKeySwitch ..  ]
[; ;boostercomms.c: 379: if((statusFlagsUSLG & 0b000000000000000000100000))
"379
[e $ ! != & _statusFlagsUSLG -> -> -> 32 `i `m `um -> -> 0 `i `Vum 1228  ]
[; ;boostercomms.c: 380: LATAbits.LATA6 = 1;
"380
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[e $U 1229  ]
"381
[e :U 1228 ]
[; ;boostercomms.c: 381: else{
{
[; ;boostercomms.c: 382: commsStatusUCG = 0;
"382
[e = _commsStatusUCG -> -> 0 `i `uc ]
[; ;boostercomms.c: 383: cableTestUCS = 0;
"383
[e = F8121 -> -> 0 `i `uc ]
[; ;boostercomms.c: 384: LATDbits.LATD7 = 1;
"384
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
[; ;boostercomms.c: 385: SetCommsHigh();
"385
[e ( _SetCommsHigh ..  ]
"386
}
[e :U 1229 ]
"387
}
[; ;boostercomms.c: 386: }
[; ;boostercomms.c: 387: }
[e $U 1230  ]
"388
[e :U 1227 ]
[; ;boostercomms.c: 388: else if(counterCommsStatusUSS == 40000){
[e $ ! == -> F8111 `l -> 40000 `l 1231  ]
{
[; ;boostercomms.c: 389: LATAbits.LATA6 = 0;
"389
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;boostercomms.c: 390: counterCommsStatusUSS = 0;
"390
[e = F8111 -> -> 0 `i `us ]
[; ;boostercomms.c: 391: cableTestUCS = 3;
"391
[e = F8121 -> -> 3 `i `uc ]
"392
}
[e :U 1231 ]
"393
[e :U 1230 ]
[; ;boostercomms.c: 392: }
[; ;boostercomms.c: 393: break;
[e $U 1217  ]
[; ;boostercomms.c: 394: case(3):
"394
[e :U 1232 ]
[; ;boostercomms.c: 395: if(counterCommsStatusUSS == 39600){
"395
[e $ ! == -> F8111 `l -> 39600 `l 1233  ]
{
[; ;boostercomms.c: 396: ReadKeySwitch();
"396
[e ( _ReadKeySwitch ..  ]
[; ;boostercomms.c: 397: if((statusFlagsUSLG & 0b000000000000000000100000) && (ISO_COUNTER < 15))
"397
[e $ ! && != & _statusFlagsUSLG -> -> -> 32 `i `m `um -> -> 0 `i `Vum < -> _ISO_COUNTER `i -> 15 `i 1234  ]
[; ;boostercomms.c: 398: LATCbits.LATC0 = 1;
"398
[e = . . _LATCbits 0 0 -> -> 1 `i `uc ]
[e $U 1235  ]
"399
[e :U 1234 ]
[; ;boostercomms.c: 399: else{
{
[; ;boostercomms.c: 400: commsStatusUCG = 0;
"400
[e = _commsStatusUCG -> -> 0 `i `uc ]
[; ;boostercomms.c: 401: cableTestUCS = 0;
"401
[e = F8121 -> -> 0 `i `uc ]
[; ;boostercomms.c: 402: LATDbits.LATD7 = 1;
"402
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
[; ;boostercomms.c: 403: SetCommsHigh();
"403
[e ( _SetCommsHigh ..  ]
"404
}
[e :U 1235 ]
"405
}
[; ;boostercomms.c: 404: }
[; ;boostercomms.c: 405: }
[e $U 1236  ]
"406
[e :U 1233 ]
[; ;boostercomms.c: 406: else if(counterCommsStatusUSS == 40000){
[e $ ! == -> F8111 `l -> 40000 `l 1237  ]
{
[; ;boostercomms.c: 407: LATCbits.LATC0 = 0;
"407
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
[; ;boostercomms.c: 408: cableTestUCS = 1;
"408
[e = F8121 -> -> 1 `i `uc ]
[; ;boostercomms.c: 409: ISO_COUNTER++;
"409
[e ++ _ISO_COUNTER -> -> 1 `i `uc ]
[; ;boostercomms.c: 410: counterCommsStatusUSS = 0;
"410
[e = F8111 -> -> 0 `i `us ]
"411
}
[e :U 1237 ]
"412
[e :U 1236 ]
[; ;boostercomms.c: 411: }
[; ;boostercomms.c: 412: break;
[e $U 1217  ]
"413
}
[; ;boostercomms.c: 413: }
[e $U 1217  ]
"354
[e :U 1218 ]
[e [\ F8121 , $ -> -> 0 `i `uc 1219
 , $ -> -> 1 `i `uc 1226
 , $ -> -> 3 `i `uc 1232
 1217 ]
"413
[e :U 1217 ]
[; ;boostercomms.c: 414: break;
"414
[e $U 1110  ]
"415
}
[; ;boostercomms.c: 415: }
[e $U 1110  ]
"65
[e :U 1111 ]
[e [\ _commsStatusUCG , $ -> -> 0 `i `uc 1112
 , $ -> -> 1 `i `uc 1113
 , $ -> -> 2 `i `uc 1117
 , $ -> -> 3 `i `uc 1130
 , $ -> -> 4 `i `uc 1163
 , $ -> -> 5 `i `uc 1170
 , $ -> -> 6 `i `uc 1182
 , $ -> -> 7 `i `uc 1184
 , $ -> -> 8 `i `uc 1199
 , $ -> -> 9 `i `uc 1216
 1110 ]
"415
[e :U 1110 ]
[; ;boostercomms.c: 416: }
"416
[e :UE 1109 ]
}
"418
[v _CheckLineFault `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 418: void CheckLineFault(void){
[e :U _CheckLineFault ]
[f ]
"419
[v _lineVoltUS `us ~T0 @X0 1 a ]
[; ;boostercomms.c: 419: unsigned short lineVoltUS;
[; ;boostercomms.c: 421: lineVoltUS = ReadAnalogVoltage(2);
"421
[e = _lineVoltUS ( _ReadAnalogVoltage (1 -> -> 2 `i `uc ]
[; ;boostercomms.c: 423: commsOffsetADCValueUS = 0;
"423
[e = _commsOffsetADCValueUS -> -> 0 `i `us ]
[; ;boostercomms.c: 424: for(int i = 100; i<=500; i=i+100){
"424
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 100 `i ]
[e $ <= _i -> 500 `i 1239  ]
[e $U 1240  ]
[e :U 1239 ]
{
[; ;boostercomms.c: 425: if(lineVoltUS>=i){
"425
[e $ ! >= -> _lineVoltUS `ui -> _i `ui 1242  ]
{
[; ;boostercomms.c: 426: commsOffsetADCValueUS=commsOffsetADCValueUS+60;
"426
[e = _commsOffsetADCValueUS -> + -> _commsOffsetADCValueUS `ui -> -> 60 `i `ui `us ]
"427
}
[; ;boostercomms.c: 427: }
[e $U 1243  ]
"428
[e :U 1242 ]
[; ;boostercomms.c: 428: else{
{
[; ;boostercomms.c: 429: i=600;
"429
[e = _i -> 600 `i ]
"430
}
[e :U 1243 ]
"431
}
"424
[e = _i + _i -> 100 `i ]
[e $ <= _i -> 500 `i 1239  ]
[e :U 1240 ]
"431
}
"432
[v _activeWindowCounter `i ~T0 @X0 1 a ]
[; ;boostercomms.c: 430: }
[; ;boostercomms.c: 431: }
[; ;boostercomms.c: 432: int activeWindowCounter=0;
[e = _activeWindowCounter -> 0 `i ]
[; ;boostercomms.c: 434: for(int i = 0; i < 30; i++){
"434
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 30 `i 1244  ]
[e $U 1245  ]
[e :U 1244 ]
{
[; ;boostercomms.c: 435: if(!(boosterCommsData[4][i] == 10))
"435
[e $ ! ! == -> *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> _i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux `i -> 10 `i 1247  ]
[; ;boostercomms.c: 436: activeWindowCounter++;
"436
[e ++ _activeWindowCounter -> 1 `i ]
[e :U 1247 ]
"437
}
"434
[e ++ _i -> 1 `i ]
[e $ < _i -> 30 `i 1244  ]
[e :U 1245 ]
"437
}
[; ;boostercomms.c: 437: }
[; ;boostercomms.c: 439: if(lineVoltUS > (74+(activeWindowCounter*11))){
"439
[e $ ! > -> _lineVoltUS `ui -> + -> 74 `i * _activeWindowCounter -> 11 `i `ui 1248  ]
{
[; ;boostercomms.c: 440: if(cableFaultCounter<3)
"440
[e $ ! < -> _cableFaultCounter `i -> 3 `i 1249  ]
[; ;boostercomms.c: 441: cableFaultCounter++;
"441
[e ++ _cableFaultCounter -> -> 1 `i `uc ]
[e :U 1249 ]
[; ;boostercomms.c: 442: if(cableFaultCounter==3){
"442
[e $ ! == -> _cableFaultCounter `i -> 3 `i 1250  ]
{
[; ;boostercomms.c: 443: statusFlagsUSLG |= 0b000000000000000001000000;
"443
[e =| _statusFlagsUSLG -> -> -> 64 `i `m `um ]
[; ;boostercomms.c: 444: if(lineVoltUS > (369+(activeWindowCounter*11)))
"444
[e $ ! > -> _lineVoltUS `ui -> + -> 369 `i * _activeWindowCounter -> 11 `i `ui 1251  ]
[; ;boostercomms.c: 445: statusFlagsUSLG |= 0b010000000000000000000000;
"445
[e =| _statusFlagsUSLG -> -> 4194304 `l `um ]
[e $U 1252  ]
"446
[e :U 1251 ]
[; ;boostercomms.c: 446: else
[; ;boostercomms.c: 447: statusFlagsUSLG &= ~0b010000000000000000000000;
"447
[e =& _statusFlagsUSLG -> ~ -> 4194304 `l `um ]
[e :U 1252 ]
"449
}
[e :U 1250 ]
"450
}
[; ;boostercomms.c: 449: }
[; ;boostercomms.c: 450: }
[e $U 1253  ]
"451
[e :U 1248 ]
[; ;boostercomms.c: 451: else{
{
[; ;boostercomms.c: 452: cableFaultCounter=0;
"452
[e = _cableFaultCounter -> -> 0 `i `uc ]
[; ;boostercomms.c: 453: statusFlagsUSLG &= ~0b000000000000000001000000;
"453
[e =& _statusFlagsUSLG -> -> ~ -> 64 `i `m `um ]
[; ;boostercomms.c: 454: statusFlagsUSLG &= ~0b010000000000000000000000;
"454
[e =& _statusFlagsUSLG -> ~ -> 4194304 `l `um ]
"455
}
[e :U 1253 ]
[; ;boostercomms.c: 455: }
[; ;boostercomms.c: 456: }
"456
[e :UE 1238 ]
}
"458
[v _BoosterCommsActive `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 458: unsigned char BoosterCommsActive(void){
[e :U _BoosterCommsActive ]
[f ]
[; ;boostercomms.c: 459: if(commsStatusUCG != 0)
"459
[e $ ! != -> _commsStatusUCG `i -> 0 `i 1255  ]
[; ;boostercomms.c: 460: return 1;
"460
[e ) -> -> 1 `i `uc ]
[e $UE 1254  ]
[e :U 1255 ]
[; ;boostercomms.c: 461: return 0;
"461
[e ) -> -> 0 `i `uc ]
[e $UE 1254  ]
[; ;boostercomms.c: 462: }
"462
[e :UE 1254 ]
}
"464
[v _BoosterQueryStart `(v ~T0 @X0 1 ef1`uc ]
{
[; ;boostercomms.c: 464: void BoosterQueryStart(unsigned char queryValUC){
[e :U _BoosterQueryStart ]
[v _queryValUC `uc ~T0 @X0 1 r1 ]
[f ]
[; ;boostercomms.c: 465: if(BoosterCommsActive())
"465
[e $ ! != -> ( _BoosterCommsActive ..  `i -> -> -> 0 `i `uc `i 1257  ]
[; ;boostercomms.c: 466: return;
"466
[e $UE 1256  ]
[e :U 1257 ]
[; ;boostercomms.c: 467: statusFlagsUSLG |= 0b000000000000000000000100;
"467
[e =| _statusFlagsUSLG -> -> -> 4 `i `m `um ]
[; ;boostercomms.c: 468: commsTXBitsUSLG = queryValUC;
"468
[e = _commsTXBitsUSLG -> _queryValUC `um ]
[; ;boostercomms.c: 469: commsDataModeUCG = queryValUC;
"469
[e = _commsDataModeUCG _queryValUC ]
[; ;boostercomms.c: 470: commsStatusUCG = 1;
"470
[e = _commsStatusUCG -> -> 1 `i `uc ]
[; ;boostercomms.c: 471: }
"471
[e :UE 1256 ]
}
"473
[v _BoosterCommandStart `(v ~T0 @X0 1 ef3`us`uc`uc ]
{
[; ;boostercomms.c: 473: void BoosterCommandStart(unsigned short destSerialUS, unsigned char destCommandUC, unsigned char destPayloadUC){
[e :U _BoosterCommandStart ]
[v _destSerialUS `us ~T0 @X0 1 r1 ]
[v _destCommandUC `uc ~T0 @X0 1 r2 ]
[v _destPayloadUC `uc ~T0 @X0 1 r3 ]
[f ]
[; ;boostercomms.c: 474: if(BoosterCommsActive())
"474
[e $ ! != -> ( _BoosterCommsActive ..  `i -> -> -> 0 `i `uc `i 1259  ]
[; ;boostercomms.c: 475: return;
"475
[e $UE 1258  ]
[e :U 1259 ]
[; ;boostercomms.c: 476: statusFlagsUSLG &= ~0b000000000000000000000100;
"476
[e =& _statusFlagsUSLG -> -> ~ -> 4 `i `m `um ]
[; ;boostercomms.c: 477: commsTXBitsUSLG = (((unsigned short long) destSerialUS) << 8) | (destCommandUC << 5) | destPayloadUC;
"477
[e = _commsTXBitsUSLG | | << -> _destSerialUS `um -> 8 `i -> -> << -> _destCommandUC `i -> 5 `i `m `um -> _destPayloadUC `um ]
[; ;boostercomms.c: 478: if(CheckBoosterRXParity(destSerialUS) ^ CheckBoosterRXParity(destCommandUC) ^ CheckBoosterRXParity(destPayloadUC))
"478
[e $ ! != ^ ^ -> ( _CheckBoosterRXParity (1 _destSerialUS `i -> ( _CheckBoosterRXParity (1 -> _destCommandUC `us `i -> ( _CheckBoosterRXParity (1 -> _destPayloadUC `us `i -> 0 `i 1260  ]
[; ;boostercomms.c: 479: commsTXBitsUSLG |= 0b100000000000000000000000;
"479
[e =| _commsTXBitsUSLG -> -> 8388608 `l `um ]
[e :U 1260 ]
[; ;boostercomms.c: 480: commsStatusUCG = 1;
"480
[e = _commsStatusUCG -> -> 1 `i `uc ]
[; ;boostercomms.c: 481: }
"481
[e :UE 1258 ]
}
"483
[v _SetCommsLow `TF8049 ~T0 @X0 1 e ]
{
[; ;boostercomms.c: 483: inline void SetCommsLow(void){
[e :U _SetCommsLow ]
[f ]
[; ;boostercomms.c: 484: LATAbits.LATA2 = 0;
"484
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
[; ;boostercomms.c: 485: LATBbits.LATB2 = 1;
"485
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;boostercomms.c: 486: }
"486
[e :UE 1261 ]
}
"488
[v _SetCommsHigh `TF8052 ~T0 @X0 1 e ]
{
[; ;boostercomms.c: 488: inline void SetCommsHigh(void){
[e :U _SetCommsHigh ]
[f ]
[; ;boostercomms.c: 489: LATBbits.LATB2 = 0;
"489
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;boostercomms.c: 490: LATAbits.LATA2 = 1;
"490
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[; ;boostercomms.c: 491: }
"491
[e :UE 1262 ]
}
"493
[v _CheckBoosterRXParity `(uc ~T0 @X0 1 ef1`us ]
{
[; ;boostercomms.c: 493: unsigned char CheckBoosterRXParity(unsigned short recvFrameUS){
[e :U _CheckBoosterRXParity ]
[v _recvFrameUS `us ~T0 @X0 1 r1 ]
[f ]
"494
[v _bitCountUC `uc ~T0 @X0 1 a ]
"495
[v _bitParityUC `uc ~T0 @X0 1 a ]
"496
[v _tmpRecvFrameUS `us ~T0 @X0 1 a ]
[; ;boostercomms.c: 494: unsigned char bitCountUC;
[; ;boostercomms.c: 495: unsigned char bitParityUC;
[; ;boostercomms.c: 496: unsigned short tmpRecvFrameUS = recvFrameUS;
[e = _tmpRecvFrameUS _recvFrameUS ]
[; ;boostercomms.c: 498: for(bitCountUC = 0, bitParityUC = 0; bitCountUC < 16; bitCountUC++){
"498
{
[e ; = _bitCountUC -> -> 0 `i `uc = _bitParityUC -> -> 0 `i `uc ]
[e $ < -> _bitCountUC `i -> 16 `i 1264  ]
[e $U 1265  ]
[e :U 1264 ]
{
[; ;boostercomms.c: 499: (tmpRecvFrameUS & 1)?bitParityUC++:1;
"499
[e ? != & -> _tmpRecvFrameUS `ui -> -> 1 `i `ui -> -> 0 `i `ui : -> ++ _bitParityUC -> -> 1 `i `uc `i -> 1 `i ]
[; ;boostercomms.c: 500: tmpRecvFrameUS >>= 1;
"500
[e =>> _tmpRecvFrameUS -> 1 `i ]
"501
}
"498
[e ++ _bitCountUC -> -> 1 `i `uc ]
[e $ < -> _bitCountUC `i -> 16 `i 1264  ]
[e :U 1265 ]
"501
}
[; ;boostercomms.c: 501: }
[; ;boostercomms.c: 503: if(bitParityUC % 2)
"503
[e $ ! != % -> _bitParityUC `i -> 2 `i -> 0 `i 1267  ]
[; ;boostercomms.c: 504: return 1;
"504
[e ) -> -> 1 `i `uc ]
[e $UE 1263  ]
[e $U 1268  ]
"505
[e :U 1267 ]
[; ;boostercomms.c: 505: else
[; ;boostercomms.c: 506: return 0;
"506
[e ) -> -> 0 `i `uc ]
[e $UE 1263  ]
[e :U 1268 ]
[; ;boostercomms.c: 507: }
"507
[e :UE 1263 ]
}
"509
[v _ProcessRXFrame `(v ~T0 @X0 1 ef2`us`uc ]
{
[; ;boostercomms.c: 509: void ProcessRXFrame(unsigned short recvFrameUS, unsigned char frameNumUC){
[e :U _ProcessRXFrame ]
[v _recvFrameUS `us ~T0 @X0 1 r1 ]
[v _frameNumUC `uc ~T0 @X0 1 r2 ]
[f ]
"510
[v _parityCheckUC `uc ~T0 @X0 1 a ]
[; ;boostercomms.c: 510: unsigned char parityCheckUC;
[; ;boostercomms.c: 512: if(statusFlagsUSLG & 0b000000000000000000000100){
"512
[e $ ! != & _statusFlagsUSLG -> -> -> 4 `i `m `um -> -> 0 `i `Vum 1270  ]
{
[; ;boostercomms.c: 513: if(statusFlagsUSLG & 0b000000000000000010000000)
"513
[e $ ! != & _statusFlagsUSLG -> -> -> 128 `i `m `um -> -> 0 `i `Vum 1271  ]
[; ;boostercomms.c: 514: frameNumUC += 15;
"514
[e =+ _frameNumUC -> -> 15 `i `uc ]
[e :U 1271 ]
[; ;boostercomms.c: 516: boosterCommsData[6][frameNumUC-1] = 0b00000000;
"516
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 517: if(statusFlagsUSLG & 0b000000000000001000000000)
"517
[e $ ! != & _statusFlagsUSLG -> -> -> 512 `i `m `um -> -> 0 `i `Vum 1272  ]
[; ;boostercomms.c: 518: boosterCommsData[6][frameNumUC-1] |= 0b00000001;
"518
[e =| *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 1 `i `uc ]
[e :U 1272 ]
[; ;boostercomms.c: 519: if(!(parityCheckUC = CheckBoosterRXParity(recvFrameUS)))
"519
[e $ ! ! != -> = _parityCheckUC ( _CheckBoosterRXParity (1 _recvFrameUS `i -> -> -> 0 `i `uc `i 1273  ]
[; ;boostercomms.c: 520: boosterCommsData[6][frameNumUC-1] |= 0b00000010;
"520
[e =| *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 2 `i `uc ]
[e :U 1273 ]
[; ;boostercomms.c: 521: if(statusFlagsUSLG & 0b000000000000000100000000)
"521
[e $ ! != & _statusFlagsUSLG -> -> -> 256 `i `m `um -> -> 0 `i `Vum 1274  ]
[; ;boostercomms.c: 522: boosterCommsData[6][frameNumUC-1] |= 0b00000100;
"522
[e =| *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 4 `i `uc ]
[e :U 1274 ]
[; ;boostercomms.c: 523: if(statusFlagsUSLG & 0b000000000000010000000000)
"523
[e $ ! != & _statusFlagsUSLG -> -> -> 1024 `i `m `um -> -> 0 `i `Vum 1275  ]
[; ;boostercomms.c: 524: boosterCommsData[6][frameNumUC-1] |= 0b00001000;
"524
[e =| *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 8 `i `uc ]
[e :U 1275 ]
[; ;boostercomms.c: 526: if(!(statusFlagsUSLG & 0b000000000000001000000000)){
"526
[e $ ! ! != & _statusFlagsUSLG -> -> -> 512 `i `m `um -> -> 0 `i `Vum 1276  ]
{
[; ;boostercomms.c: 527: if(boosterCommsDataSerial[frameNumUC-1]){
"527
[e $ ! != -> *U + &U _boosterCommsDataSerial * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux `ui -> -> -> 0 `i `us `ui 1277  ]
{
[; ;boostercomms.c: 528: boosterCommsData[4][frameNumUC-1]++;
"528
[e ++ *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 1 `i `uc ]
[; ;boostercomms.c: 529: if(boosterCommsData[4][frameNumUC-1] == 10){
"529
[e $ ! == -> *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux `i -> 10 `i 1278  ]
{
[; ;boostercomms.c: 530: ResetSingleBoosterState(frameNumUC-1);
"530
[e ( _ResetSingleBoosterState (1 -> - -> _frameNumUC `i -> 1 `i `uc ]
[; ;boostercomms.c: 531: statusFlagsUSLG |= 0b000001000000000000000000;
"531
[e =| _statusFlagsUSLG -> -> 262144 `l `um ]
[; ;boostercomms.c: 532: ClearPastValue(frameNumUC);
"532
[e ( _ClearPastValue (1 _frameNumUC ]
"533
}
[e :U 1278 ]
"534
}
[e :U 1277 ]
[; ;boostercomms.c: 533: }
[; ;boostercomms.c: 534: }
[; ;boostercomms.c: 535: return;
"535
[e $UE 1269  ]
"536
}
[; ;boostercomms.c: 536: }else if((frameNumUC != ((recvFrameUS & 0b0011111000000000) >> 9)) ||
[e $U 1279  ]
[e :U 1276 ]
[; ;boostercomms.c: 537: parityCheckUC ||
[; ;boostercomms.c: 538: (statusFlagsUSLG & 0b000000000000000100000000)){
"538
[e $ ! || || != -> _frameNumUC `ui >> & -> _recvFrameUS `ui -> -> 15872 `i `ui -> 9 `i != -> _parityCheckUC `i -> -> -> 0 `i `uc `i != & _statusFlagsUSLG -> -> -> 256 `i `m `um -> -> 0 `i `Vum 1280  ]
{
[; ;boostercomms.c: 539: if(boosterCommsData[5][frameNumUC-1] < 10)
"539
[e $ ! < -> *U + &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux `i -> 10 `i 1281  ]
[; ;boostercomms.c: 540: boosterCommsData[5][frameNumUC-1]++;
"540
[e ++ *U + &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 1 `i `uc ]
[e :U 1281 ]
[; ;boostercomms.c: 541: boosterCommsData[6][frameNumUC-1] |= 0b00000100;
"541
[e =| *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 4 `i `uc ]
[; ;boostercomms.c: 542: return;
"542
[e $UE 1269  ]
"543
}
[e :U 1280 ]
"545
[e :U 1279 ]
[; ;boostercomms.c: 543: }
[; ;boostercomms.c: 545: boosterCommsData[5][frameNumUC-1] = 0;
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 546: boosterCommsData[4][frameNumUC-1] = 0;
"546
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 548: boosterCommsData[7][frameNumUC-1] = (recvFrameUS & 0b1100000000000000) >> 14;
"548
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 7 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 7 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> >> & -> _recvFrameUS `ui -> 49152 `ui -> 14 `i `uc ]
[; ;boostercomms.c: 549: switch(commsDataModeUCG){
"549
[e $U 1283  ]
{
[; ;boostercomms.c: 550: case(0b000):
"550
[e :U 1284 ]
[; ;boostercomms.c: 551: boosterCommsData[0][frameNumUC-1] = (recvFrameUS & 0b0000000011111111);
"551
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 0 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 0 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> & -> _recvFrameUS `ui -> -> 255 `i `ui `uc ]
[; ;boostercomms.c: 552: break;
"552
[e $U 1282  ]
[; ;boostercomms.c: 553: case(0b001):
"553
[e :U 1285 ]
[; ;boostercomms.c: 554: boosterCommsData[1][frameNumUC-1] = (recvFrameUS & 0b0000000011111111);
"554
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 1 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 1 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> & -> _recvFrameUS `ui -> -> 255 `i `ui `uc ]
[; ;boostercomms.c: 555: break;
"555
[e $U 1282  ]
[; ;boostercomms.c: 556: case(0b010):
"556
[e :U 1286 ]
[; ;boostercomms.c: 557: boosterCommsData[2][frameNumUC-1] = (recvFrameUS & 0b0000000011111111);
"557
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 2 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 2 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> & -> _recvFrameUS `ui -> -> 255 `i `ui `uc ]
[; ;boostercomms.c: 558: break;
"558
[e $U 1282  ]
[; ;boostercomms.c: 559: case(0b011):
"559
[e :U 1287 ]
[; ;boostercomms.c: 560: boosterCommsData[3][frameNumUC-1] = (recvFrameUS & 0b0000000011111111);
"560
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 3 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> - -> _frameNumUC `i -> 1 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 3 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> & -> _recvFrameUS `ui -> -> 255 `i `ui `uc ]
[; ;boostercomms.c: 561: break;
"561
[e $U 1282  ]
"562
}
[; ;boostercomms.c: 562: }
[e $U 1282  ]
"549
[e :U 1283 ]
[e [\ _commsDataModeUCG , $ -> -> 0 `i `uc 1284
 , $ -> -> 1 `i `uc 1285
 , $ -> -> 2 `i `uc 1286
 , $ -> -> 3 `i `uc 1287
 1282 ]
"562
[e :U 1282 ]
"563
}
[; ;boostercomms.c: 563: }else{
[e $U 1288  ]
[e :U 1270 ]
{
[; ;boostercomms.c: 564: statusFlagsUSLG &= ~(0b000000000000100000000000 | 0b000000000001000000000000 | 0b000000000010000000000000 | 0b000000000100000000000000);
"564
[e =& _statusFlagsUSLG -> -> ~ | | | -> 2048 `i -> 4096 `i -> 8192 `i -> 16384 `i `m `um ]
[; ;boostercomms.c: 565: if(statusFlagsUSLG & 0b000000000000001000000000)
"565
[e $ ! != & _statusFlagsUSLG -> -> -> 512 `i `m `um -> -> 0 `i `Vum 1289  ]
[; ;boostercomms.c: 566: statusFlagsUSLG |= 0b000000000000100000000000;
"566
[e =| _statusFlagsUSLG -> -> -> 2048 `i `m `um ]
[e :U 1289 ]
[; ;boostercomms.c: 567: if(!CheckBoosterRXParity(recvFrameUS))
"567
[e $ ! ! != -> ( _CheckBoosterRXParity (1 _recvFrameUS `i -> -> -> 0 `i `uc `i 1290  ]
[; ;boostercomms.c: 568: statusFlagsUSLG |= 0b000000000001000000000000;
"568
[e =| _statusFlagsUSLG -> -> -> 4096 `i `m `um ]
[e :U 1290 ]
[; ;boostercomms.c: 569: if(statusFlagsUSLG & 0b000000000000000100000000)
"569
[e $ ! != & _statusFlagsUSLG -> -> -> 256 `i `m `um -> -> 0 `i `Vum 1291  ]
[; ;boostercomms.c: 570: statusFlagsUSLG |= 0b000000000010000000000000;
"570
[e =| _statusFlagsUSLG -> -> -> 8192 `i `m `um ]
[e :U 1291 ]
[; ;boostercomms.c: 571: if(statusFlagsUSLG & 0b000000000000010000000000)
"571
[e $ ! != & _statusFlagsUSLG -> -> -> 1024 `i `m `um -> -> 0 `i `Vum 1292  ]
[; ;boostercomms.c: 572: statusFlagsUSLG |= 0b000000000100000000000000;
"572
[e =| _statusFlagsUSLG -> -> -> 16384 `i `m `um ]
[e :U 1292 ]
[; ;boostercomms.c: 573: commandResponseUS = recvFrameUS;
"573
[e = _commandResponseUS _recvFrameUS ]
"574
}
[e :U 1288 ]
[; ;boostercomms.c: 574: }
[; ;boostercomms.c: 575: }
"575
[e :UE 1269 ]
}
"577
[v _ResetSingleBoosterState `(v ~T0 @X0 1 ef1`uc ]
{
[; ;boostercomms.c: 577: void ResetSingleBoosterState(unsigned char boosterNumberUC){
[e :U _ResetSingleBoosterState ]
[v _boosterNumberUC `uc ~T0 @X0 1 r1 ]
[f ]
[; ;boostercomms.c: 578: boosterCommsData[4][boosterNumberUC] = 10;
"578
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 10 `i `uc ]
[; ;boostercomms.c: 579: boosterCommsData[5][boosterNumberUC] = 0;
"579
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 5 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 580: boosterCommsData[6][boosterNumberUC] = 0;
"580
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 581: boosterCommsData[7][boosterNumberUC] = 0;
"581
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 7 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 7 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 582: boosterCommsData[0][boosterNumberUC] = 0;
"582
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 0 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 0 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 583: boosterCommsData[1][boosterNumberUC] = 0;
"583
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 1 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 1 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 584: boosterCommsData[2][boosterNumberUC] = 0;
"584
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 2 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 2 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 585: boosterCommsData[3][boosterNumberUC] = 0;
"585
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 3 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterNumberUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 3 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 586: boosterCommsDataSerial[boosterNumberUC] = 0;
"586
[e = *U + &U _boosterCommsDataSerial * -> _boosterNumberUC `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux -> -> 0 `i `us ]
[; ;boostercomms.c: 587: }
"587
[e :UE 1293 ]
}
"589
[v _ResetBoosterStates `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 589: void ResetBoosterStates(void){
[e :U _ResetBoosterStates ]
[f ]
[v _boosterCountUC `uc ~T0 @X0 1 a ]
[; ;boostercomms.c: 590: unsigned char boosterCountUC;
[; ;boostercomms.c: 592: for(boosterCountUC = 0; boosterCountUC < 30; boosterCountUC++)
"592
{
[e = _boosterCountUC -> -> 0 `i `uc ]
[e $ < -> _boosterCountUC `i -> 30 `i 1295  ]
[e $U 1296  ]
"593
[e :U 1295 ]
[; ;boostercomms.c: 593: ResetSingleBoosterState(boosterCountUC);
[e ( _ResetSingleBoosterState (1 _boosterCountUC ]
"592
[e ++ _boosterCountUC -> -> 1 `i `uc ]
[e $ < -> _boosterCountUC `i -> 30 `i 1295  ]
[e :U 1296 ]
"593
}
[; ;boostercomms.c: 594: }
"594
[e :UE 1294 ]
}
"596
[v _CheckDataCollision `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 596: unsigned char CheckDataCollision(void){
[e :U _CheckDataCollision ]
[f ]
[v _boosterCountUC `uc ~T0 @X0 1 a ]
[; ;boostercomms.c: 597: unsigned char boosterCountUC;
[; ;boostercomms.c: 599: for(boosterCountUC = 0; boosterCountUC < 28; boosterCountUC++){
"599
{
[e = _boosterCountUC -> -> 0 `i `uc ]
[e $ < -> _boosterCountUC `i -> 28 `i 1299  ]
[e $U 1300  ]
[e :U 1299 ]
{
[; ;boostercomms.c: 600: if(boosterCommsData[6][boosterCountUC] & 0b00001000)
"600
[e $ ! != & -> *U + &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterCountUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 6 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux `i -> 8 `i -> 0 `i 1302  ]
[; ;boostercomms.c: 601: return 1;
"601
[e ) -> -> 1 `i `uc ]
[e $UE 1298  ]
[e :U 1302 ]
"602
}
"599
[e ++ _boosterCountUC -> -> 1 `i `uc ]
[e $ < -> _boosterCountUC `i -> 28 `i 1299  ]
[e :U 1300 ]
"602
}
[; ;boostercomms.c: 602: }
[; ;boostercomms.c: 604: return 0;
"604
[e ) -> -> 0 `i `uc ]
[e $UE 1298  ]
[; ;boostercomms.c: 605: }
"605
[e :UE 1298 ]
}
"607
[v _LowestIdleWindow `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 607: unsigned char LowestIdleWindow(void){
[e :U _LowestIdleWindow ]
[f ]
[v _boosterCountUC `uc ~T0 @X0 1 a ]
[; ;boostercomms.c: 608: unsigned char boosterCountUC;
[; ;boostercomms.c: 610: for(boosterCountUC = 1; boosterCountUC < 30; boosterCountUC++)
"610
{
[e = _boosterCountUC -> -> 1 `i `uc ]
[e $ < -> _boosterCountUC `i -> 30 `i 1304  ]
[e $U 1305  ]
"611
[e :U 1304 ]
[; ;boostercomms.c: 611: if(!(boosterCommsDataSerial[boosterCountUC]))
[e $ ! ! != -> *U + &U _boosterCommsDataSerial * -> _boosterCountUC `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux `ui -> -> -> 0 `i `us `ui 1307  ]
[; ;boostercomms.c: 612: return boosterCountUC;
"612
[e ) _boosterCountUC ]
[e $UE 1303  ]
[e :U 1307 ]
"610
[e ++ _boosterCountUC -> -> 1 `i `uc ]
[e $ < -> _boosterCountUC `i -> 30 `i 1304  ]
[e :U 1305 ]
"614
}
[; ;boostercomms.c: 614: return boosterCountUC;
[e ) _boosterCountUC ]
[e $UE 1303  ]
[; ;boostercomms.c: 615: }
"615
[e :UE 1303 ]
}
"617
[v _NewBoosterAdded `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 617: unsigned char NewBoosterAdded(void){
[e :U _NewBoosterAdded ]
[f ]
[; ;boostercomms.c: 619: if((LowestIdleWindow() < 29) && (boosterCommsData[4][29] != 10))
"619
[e $ ! && < -> ( _LowestIdleWindow ..  `i -> 29 `i != -> *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> -> -> 29 `i `ui `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux `i -> 10 `i 1309  ]
[; ;boostercomms.c: 620: return 1;
"620
[e ) -> -> 1 `i `uc ]
[e $UE 1308  ]
[e :U 1309 ]
[; ;boostercomms.c: 621: return 0;
"621
[e ) -> -> 0 `i `uc ]
[e $UE 1308  ]
[; ;boostercomms.c: 622: }
"622
[e :UE 1308 ]
}
"624
[v _WindowIDBacktrack `(uc ~T0 @X0 1 ef3`*uc`*us`*uc ]
{
[; ;boostercomms.c: 624: unsigned char WindowIDBacktrack(unsigned char *currentBitUC, unsigned short *currentSerialUS, unsigned char *statusSetIDUC){
[e :U _WindowIDBacktrack ]
[v _currentBitUC `*uc ~T0 @X0 1 r1 ]
[v _currentSerialUS `*us ~T0 @X0 1 r2 ]
[v _statusSetIDUC `*uc ~T0 @X0 1 r3 ]
[f ]
[; ;boostercomms.c: 626: while(*currentBitUC && (*currentSerialUS & (1 << *currentBitUC))){
"626
[e $U 1311  ]
[e :U 1312 ]
{
[; ;boostercomms.c: 627: *currentSerialUS &= ~(*currentSerialUS & (1 << *currentBitUC));
"627
[e =& *U _currentSerialUS -> ~ & -> *U _currentSerialUS `ui -> << -> 1 `i *U _currentBitUC `ui `us ]
[; ;boostercomms.c: 628: (*currentBitUC)--;
"628
[e -- *U _currentBitUC -> -> 1 `i `uc ]
"629
}
[e :U 1311 ]
"626
[e $ && != -> *U _currentBitUC `i -> -> -> 0 `i `uc `i != & -> *U _currentSerialUS `ui -> << -> 1 `i *U _currentBitUC `ui -> -> 0 `i `ui 1312  ]
[e :U 1313 ]
[; ;boostercomms.c: 629: }
[; ;boostercomms.c: 630: if(!(*currentBitUC) && (*currentSerialUS & (1 << *currentBitUC))){
"630
[e $ ! && ! != -> *U _currentBitUC `i -> -> -> 0 `i `uc `i != & -> *U _currentSerialUS `ui -> << -> 1 `i *U _currentBitUC `ui -> -> 0 `i `ui 1314  ]
{
[; ;boostercomms.c: 631: *statusSetIDUC = 0;
"631
[e = *U _statusSetIDUC -> -> 0 `i `uc ]
[; ;boostercomms.c: 632: return 1;
"632
[e ) -> -> 1 `i `uc ]
[e $UE 1310  ]
"633
}
[; ;boostercomms.c: 633: }else{
[e $U 1315  ]
[e :U 1314 ]
{
[; ;boostercomms.c: 634: *currentSerialUS |= (1 << *currentBitUC);
"634
[e =| *U _currentSerialUS -> << -> 1 `i *U _currentBitUC `us ]
[; ;boostercomms.c: 635: BoosterCommandStart(*currentSerialUS, 0b000, *currentBitUC);
"635
[e ( _BoosterCommandStart (3 , , *U _currentSerialUS -> -> 0 `i `uc *U _currentBitUC ]
[; ;boostercomms.c: 636: return 0;
"636
[e ) -> -> 0 `i `uc ]
[e $UE 1310  ]
"637
}
[e :U 1315 ]
[; ;boostercomms.c: 637: }
[; ;boostercomms.c: 638: }
"638
[e :UE 1310 ]
}
"640
[v _AssignWindowID `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 640: void AssignWindowID(void){
[e :U _AssignWindowID ]
[f ]
"641
[v _newWindowUC `uc ~T0 @X0 1 a ]
"642
[v _serialNumberUS `us ~T0 @X0 1 a ]
[; ;boostercomms.c: 641: unsigned char newWindowUC;
[; ;boostercomms.c: 642: unsigned short serialNumberUS;
[; ;boostercomms.c: 644: newWindowUC = LowestIdleWindow();
"644
[e = _newWindowUC ( _LowestIdleWindow ..  ]
[; ;boostercomms.c: 645: serialNumberUS = (commandResponseUS & ~0b1000000000000000);
"645
[e = _serialNumberUS -> & -> _commandResponseUS `ui ~ -> 32768 `ui `us ]
[; ;boostercomms.c: 646: boosterCommsDataSerial[newWindowUC] = serialNumberUS;
"646
[e = *U + &U _boosterCommsDataSerial * -> _newWindowUC `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux _serialNumberUS ]
[; ;boostercomms.c: 647: boosterCommsData[4][newWindowUC] = 0;
"647
[e = *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _newWindowUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux -> -> 0 `i `uc ]
[; ;boostercomms.c: 649: BoosterCommandStart(serialNumberUS, 0b010, newWindowUC+1);
"649
[e ( _BoosterCommandStart (3 , , _serialNumberUS -> -> 2 `i `uc -> + -> _newWindowUC `i -> 1 `i `uc ]
[; ;boostercomms.c: 650: }
"650
[e :UE 1316 ]
}
"652
[v _AssignSerialNumber `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 652: void AssignSerialNumber(void){
[e :U _AssignSerialNumber ]
[f ]
[; ;boostercomms.c: 653: BoosterCommandStart(nextSerialUSG++, 0b001, 0);
"653
[e ( _BoosterCommandStart (3 , , ++ _nextSerialUSG -> -> 1 `i `us -> -> 1 `i `uc -> -> 0 `i `uc ]
[; ;boostercomms.c: 654: WriteFlashValues();
"654
[e ( _WriteFlashValues ..  ]
[; ;boostercomms.c: 655: }
"655
[e :UE 1317 ]
}
"657
[v _RunBLCalibration `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 657: void RunBLCalibration(void){
[e :U _RunBLCalibration ]
[f ]
[; ;boostercomms.c: 659: BoosterCommandStart(boosterCommsDataSerial[0], 0b111, 0b00001 );
"659
[e ( _BoosterCommandStart (3 , , *U + &U _boosterCommsDataSerial * -> -> -> 0 `i `ui `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux -> -> 7 `i `uc -> -> 1 `i `uc ]
[; ;boostercomms.c: 660: }
"660
[e :UE 1318 ]
}
"665
[v _SetWindowID `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 665: unsigned char SetWindowID(void){
[e :U _SetWindowID ]
[f ]
"666
[v F8163 `uc ~T0 @X0 1 s statusSetIDUCS ]
"667
[v F8164 `uc ~T0 @X0 1 s currentBitUCS ]
"668
[v F8165 `us ~T0 @X0 1 s currentSerialUSS ]
[; ;boostercomms.c: 666: static unsigned char statusSetIDUCS;
[; ;boostercomms.c: 667: static unsigned char currentBitUCS;
[; ;boostercomms.c: 668: static unsigned short currentSerialUSS;
[; ;boostercomms.c: 685: if(statusSetIDUCS == 4){
"685
[e $ ! == -> F8163 `i -> 4 `i 1320  ]
{
[; ;boostercomms.c: 686: __nop();
"686
[e ( ___nop ..  ]
[; ;boostercomms.c: 687: if((statusFlagsUSLG & 0b000000000000100000000000) &&
[; ;boostercomms.c: 688: !(statusFlagsUSLG & 0b000000000100000000000000) &&
[; ;boostercomms.c: 689: ((statusFlagsUSLG & 0b000000000010000000000000) ||!(statusFlagsUSLG & 0b000000000001000000000000))){
"689
[e $ ! && && != & _statusFlagsUSLG -> -> -> 2048 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 16384 `i `m `um -> -> 0 `i `Vum || != & _statusFlagsUSLG -> -> -> 8192 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 4096 `i `m `um -> -> 0 `i `Vum 1321  ]
{
[; ;boostercomms.c: 690: BoosterCommandStart(currentSerialUSS, 0b000, currentBitUCS);
"690
[e ( _BoosterCommandStart (3 , , F8165 -> -> 0 `i `uc F8164 ]
[; ;boostercomms.c: 691: return 0;
"691
[e ) -> -> 0 `i `uc ]
[e $UE 1319  ]
"692
}
[e :U 1321 ]
[; ;boostercomms.c: 692: }
[; ;boostercomms.c: 693: if(!(statusFlagsUSLG & 0b000000000000100000000000)){
"693
[e $ ! ! != & _statusFlagsUSLG -> -> -> 2048 `i `m `um -> -> 0 `i `Vum 1322  ]
{
[; ;boostercomms.c: 694: if(!(currentSerialUSS & (1 << currentBitUCS))){
"694
[e $ ! ! != & -> F8165 `ui -> << -> 1 `i F8164 `ui -> -> 0 `i `ui 1323  ]
{
[; ;boostercomms.c: 695: currentSerialUSS |= (1 << currentBitUCS);
"695
[e =| F8165 -> << -> 1 `i F8164 `us ]
[; ;boostercomms.c: 696: BoosterCommandStart(currentSerialUSS, 0b000, currentBitUCS);
"696
[e ( _BoosterCommandStart (3 , , F8165 -> -> 0 `i `uc F8164 ]
[; ;boostercomms.c: 697: return 0;
"697
[e ) -> -> 0 `i `uc ]
[e $UE 1319  ]
"698
}
[; ;boostercomms.c: 698: }else
[e $U 1324  ]
[e :U 1323 ]
[; ;boostercomms.c: 699: return WindowIDBacktrack(&currentBitUCS, &currentSerialUSS, &statusSetIDUCS);
"699
[e ) ( _WindowIDBacktrack (3 , , &U F8164 &U F8165 &U F8163 ]
[e $UE 1319  ]
[e :U 1324 ]
"700
}
[; ;boostercomms.c: 700: }else if(!(statusFlagsUSLG & 0b000000000100000000000000)){
[e $U 1325  ]
[e :U 1322 ]
[e $ ! ! != & _statusFlagsUSLG -> -> -> 16384 `i `m `um -> -> 0 `i `Vum 1326  ]
{
[; ;boostercomms.c: 701: AssignWindowID();
"701
[e ( _AssignWindowID ..  ]
[; ;boostercomms.c: 702: statusSetIDUCS = 5;
"702
[e = F8163 -> -> 5 `i `uc ]
"703
}
[; ;boostercomms.c: 703: }else{
[e $U 1327  ]
[e :U 1326 ]
{
[; ;boostercomms.c: 704: if(++currentBitUCS == 14){
"704
[e $ ! == -> =+ F8164 -> -> 1 `i `uc `i -> 14 `i 1328  ]
{
[; ;boostercomms.c: 705: statusSetIDUCS = 0;
"705
[e = F8163 -> -> 0 `i `uc ]
[; ;boostercomms.c: 706: return 1;
"706
[e ) -> -> 1 `i `uc ]
[e $UE 1319  ]
"707
}
[e :U 1328 ]
[; ;boostercomms.c: 707: }
[; ;boostercomms.c: 708: BoosterCommandStart(currentSerialUSS, 0b000, currentBitUCS);
"708
[e ( _BoosterCommandStart (3 , , F8165 -> -> 0 `i `uc F8164 ]
"709
}
[e :U 1327 ]
[e :U 1325 ]
"710
}
[; ;boostercomms.c: 709: }
[; ;boostercomms.c: 710: }else if(statusSetIDUCS == 5){
[e $U 1329  ]
[e :U 1320 ]
[e $ ! == -> F8163 `i -> 5 `i 1330  ]
{
[; ;boostercomms.c: 711: statusSetIDUCS = 4;
"711
[e = F8163 -> -> 4 `i `uc ]
[; ;boostercomms.c: 712: if(!(currentSerialUSS & (1 << currentBitUCS))){
"712
[e $ ! ! != & -> F8165 `ui -> << -> 1 `i F8164 `ui -> -> 0 `i `ui 1331  ]
{
[; ;boostercomms.c: 713: currentSerialUSS |= (1 << currentBitUCS);
"713
[e =| F8165 -> << -> 1 `i F8164 `us ]
[; ;boostercomms.c: 714: BoosterCommandStart(currentSerialUSS, 0b000, currentBitUCS);
"714
[e ( _BoosterCommandStart (3 , , F8165 -> -> 0 `i `uc F8164 ]
[; ;boostercomms.c: 715: return 0;
"715
[e ) -> -> 0 `i `uc ]
[e $UE 1319  ]
"716
}
[; ;boostercomms.c: 716: }else
[e $U 1332  ]
[e :U 1331 ]
[; ;boostercomms.c: 717: return WindowIDBacktrack(&currentBitUCS, &currentSerialUSS, &statusSetIDUCS);
"717
[e ) ( _WindowIDBacktrack (3 , , &U F8164 &U F8165 &U F8163 ]
[e $UE 1319  ]
[e :U 1332 ]
"718
}
[; ;boostercomms.c: 718: }else if(statusSetIDUCS == 3){
[e $U 1333  ]
[e :U 1330 ]
[e $ ! == -> F8163 `i -> 3 `i 1334  ]
{
[; ;boostercomms.c: 719: ResetBoosterStates();
"719
[e ( _ResetBoosterStates ..  ]
[; ;boostercomms.c: 720: statusFlagsUSLG |= 0b000000100000000000000000;
"720
[e =| _statusFlagsUSLG -> -> 131072 `l `um ]
[; ;boostercomms.c: 721: currentBitUCS = 0;
"721
[e = F8164 -> -> 0 `i `uc ]
[; ;boostercomms.c: 722: currentSerialUSS = 0;
"722
[e = F8165 -> -> 0 `i `us ]
[; ;boostercomms.c: 723: statusSetIDUCS = 4;
"723
[e = F8163 -> -> 4 `i `uc ]
[; ;boostercomms.c: 724: BoosterCommandStart(0, 0b000, 0);
"724
[e ( _BoosterCommandStart (3 , , -> -> 0 `i `us -> -> 0 `i `uc -> -> 0 `i `uc ]
"725
}
[; ;boostercomms.c: 725: }else if(statusSetIDUCS == 1){
[e $U 1335  ]
[e :U 1334 ]
[e $ ! == -> F8163 `i -> 1 `i 1336  ]
{
[; ;boostercomms.c: 726: if((statusFlagsUSLG & 0b000000000000100000000000) && !(statusFlagsUSLG & 0b000000000100000000000000))
"726
[e $ ! && != & _statusFlagsUSLG -> -> -> 2048 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 16384 `i `m `um -> -> 0 `i `Vum 1337  ]
[; ;boostercomms.c: 727: AssignSerialNumber();
"727
[e ( _AssignSerialNumber ..  ]
[e $U 1338  ]
"728
[e :U 1337 ]
[; ;boostercomms.c: 728: else if(statusFlagsUSLG & 0b000000000100000000000000){
[e $ ! != & _statusFlagsUSLG -> -> -> 16384 `i `m `um -> -> 0 `i `Vum 1339  ]
{
[; ;boostercomms.c: 729: statusSetIDUCS = 0;
"729
[e = F8163 -> -> 0 `i `uc ]
[; ;boostercomms.c: 730: return 1;
"730
[e ) -> -> 1 `i `uc ]
[e $UE 1319  ]
"731
}
[e :U 1339 ]
"732
[e :U 1338 ]
[; ;boostercomms.c: 731: }
[; ;boostercomms.c: 732: statusSetIDUCS = 3;
[e = F8163 -> -> 3 `i `uc ]
"733
}
[; ;boostercomms.c: 733: }else{
[e $U 1340  ]
[e :U 1336 ]
{
[; ;boostercomms.c: 734: statusSetIDUCS = 1;
"734
[e = F8163 -> -> 1 `i `uc ]
[; ;boostercomms.c: 735: BoosterCommandStart(0x3FFE, 0b000, 13);
"735
[e ( _BoosterCommandStart (3 , , -> -> 16382 `i `us -> -> 0 `i `uc -> -> 13 `i `uc ]
"736
}
[e :U 1340 ]
[e :U 1335 ]
[e :U 1333 ]
[e :U 1329 ]
[; ;boostercomms.c: 736: }
[; ;boostercomms.c: 738: return 0;
"738
[e ) -> -> 0 `i `uc ]
[e $UE 1319  ]
[; ;boostercomms.c: 739: }
"739
[e :UE 1319 ]
}
"741
[v _LowestMissingSerial `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 741: unsigned char LowestMissingSerial(void){
[e :U _LowestMissingSerial ]
[f ]
[; ;boostercomms.c: 744: for(boosterCountUC = 1; boosterCountUC < 30; boosterCountUC++)
"744
{
[e = _boosterCountUC -> -> 1 `i `uc ]
[e $ < -> _boosterCountUC `i -> 30 `i 1342  ]
[e $U 1343  ]
"745
[e :U 1342 ]
[; ;boostercomms.c: 745: if((boosterCommsData[4][boosterCountUC] != 10) &&
[; ;boostercomms.c: 746: !boosterCommsDataSerial[boosterCountUC])
"746
[e $ ! && != -> *U + &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux * -> _boosterCountUC `ux -> -> # *U &U *U + &U _boosterCommsData * -> -> -> 4 `i `ui `ux -> * -> # *U &U *U &U _boosterCommsData `ui -> -> 30 `i `ui `ux `ui `ux `i -> 10 `i ! != -> *U + &U _boosterCommsDataSerial * -> _boosterCountUC `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux `ui -> -> -> 0 `i `us `ui 1345  ]
[; ;boostercomms.c: 747: return boosterCountUC;
"747
[e ) _boosterCountUC ]
[e $UE 1341  ]
[e :U 1345 ]
"744
[e ++ _boosterCountUC -> -> 1 `i `uc ]
[e $ < -> _boosterCountUC `i -> 30 `i 1342  ]
[e :U 1343 ]
"748
}
[; ;boostercomms.c: 748: return boosterCountUC;
[e ) _boosterCountUC ]
[e $UE 1341  ]
[; ;boostercomms.c: 749: }
"749
[e :UE 1341 ]
}
"751
[v _QueryWinSerial `(uc ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 751: unsigned char QueryWinSerial(void){
[e :U _QueryWinSerial ]
[f ]
"754
[v _serialNumberUS `us ~T0 @X0 1 a ]
[; ;boostercomms.c: 754: unsigned short serialNumberUS;
[; ;boostercomms.c: 757: if(statusGetSerialUCS == 1){
"757
[e $ ! == -> _statusGetSerialUCS `i -> 1 `i 1347  ]
{
[; ;boostercomms.c: 758: __nop();
"758
[e ( ___nop ..  ]
[; ;boostercomms.c: 759: if(!(statusFlagsUSLG & 0b000000000000100000000000) ||
[; ;boostercomms.c: 760: (statusFlagsUSLG & 0b000000000100000000000000) ||
[; ;boostercomms.c: 761: (statusFlagsUSLG & 0b000000000010000000000000) ||!(statusFlagsUSLG & 0b000000000001000000000000)){
"761
[e $ ! || || || ! != & _statusFlagsUSLG -> -> -> 2048 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 16384 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 8192 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 4096 `i `m `um -> -> 0 `i `Vum 1348  ]
{
[; ;boostercomms.c: 763: if(QueryFailureCounter>10){
"763
[e $ ! > -> _QueryFailureCounter `i -> 10 `i 1349  ]
{
[; ;boostercomms.c: 764: statusGetSerialUCS = 0;
"764
[e = _statusGetSerialUCS -> -> 0 `i `uc ]
[; ;boostercomms.c: 765: return 1;
"765
[e ) -> -> 1 `i `uc ]
[e $UE 1346  ]
"766
}
[e :U 1349 ]
[; ;boostercomms.c: 766: }
[; ;boostercomms.c: 767: QueryFailureCounter++;
"767
[e ++ _QueryFailureCounter -> -> 1 `i `uc ]
[; ;boostercomms.c: 768: BoosterCommandStart(0, 0b101, missingSerialWinUCS+1);
"768
[e ( _BoosterCommandStart (3 , , -> -> 0 `i `us -> -> 5 `i `uc -> + -> _missingSerialWinUCS `i -> 1 `i `uc ]
[; ;boostercomms.c: 769: return 0;
"769
[e ) -> -> 0 `i `uc ]
[e $UE 1346  ]
"770
}
[; ;boostercomms.c: 770: }else if((statusFlagsUSLG & 0b000000000000100000000000) && (statusFlagsUSLG & 0b000000000001000000000000) && !(statusFlagsUSLG & 0b000000000010000000000000)){
[e $U 1350  ]
[e :U 1348 ]
[e $ ! && && != & _statusFlagsUSLG -> -> -> 2048 `i `m `um -> -> 0 `i `Vum != & _statusFlagsUSLG -> -> -> 4096 `i `m `um -> -> 0 `i `Vum ! != & _statusFlagsUSLG -> -> -> 8192 `i `m `um -> -> 0 `i `Vum 1351  ]
{
[; ;boostercomms.c: 771: QueryFailureCounter=0;
"771
[e = _QueryFailureCounter -> -> 0 `i `uc ]
[; ;boostercomms.c: 772: serialNumberUS = (commandResponseUS & ~0b1000000000000000);
"772
[e = _serialNumberUS -> & -> _commandResponseUS `ui ~ -> 32768 `ui `us ]
[; ;boostercomms.c: 773: boosterCommsDataSerial[missingSerialWinUCS] = serialNumberUS;
"773
[e = *U + &U _boosterCommsDataSerial * -> _missingSerialWinUCS `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux _serialNumberUS ]
[; ;boostercomms.c: 774: ClearPastValue(missingSerialWinUCS);
"774
[e ( _ClearPastValue (1 _missingSerialWinUCS ]
[; ;boostercomms.c: 775: if((missingSerialWinUCS = LowestMissingSerial()) < 30){
"775
[e $ ! < -> = _missingSerialWinUCS ( _LowestMissingSerial ..  `i -> 30 `i 1352  ]
{
[; ;boostercomms.c: 776: BoosterCommandStart(0, 0b101, missingSerialWinUCS+1);
"776
[e ( _BoosterCommandStart (3 , , -> -> 0 `i `us -> -> 5 `i `uc -> + -> _missingSerialWinUCS `i -> 1 `i `uc ]
[; ;boostercomms.c: 777: return 0;
"777
[e ) -> -> 0 `i `uc ]
[e $UE 1346  ]
"778
}
[e :U 1352 ]
"779
}
[e :U 1351 ]
"780
[e :U 1350 ]
[; ;boostercomms.c: 778: }
[; ;boostercomms.c: 779: }
[; ;boostercomms.c: 780: for(char i=1;i<29;i++){
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 29 `i 1353  ]
[e $U 1354  ]
[e :U 1353 ]
{
[; ;boostercomms.c: 781: for(char j=i+1;j<29;j++){
"781
{
[v _j `uc ~T0 @X0 1 a ]
[e = _j -> + -> _i `i -> 1 `i `uc ]
[e $ < -> _j `i -> 29 `i 1356  ]
[e $U 1357  ]
[e :U 1356 ]
{
[; ;boostercomms.c: 782: if((boosterCommsDataSerial[i]==boosterCommsDataSerial[j])&&!(boosterCommsDataSerial[i]==0)){
"782
[e $ ! && == -> *U + &U _boosterCommsDataSerial * -> _i `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux `ui -> *U + &U _boosterCommsDataSerial * -> _j `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux `ui ! == -> *U + &U _boosterCommsDataSerial * -> _i `ux -> -> # *U &U _boosterCommsDataSerial `ui `ux `ui -> -> 0 `i `ui 1359  ]
{
[; ;boostercomms.c: 783: ResetSingleBoosterState(i);
"783
[e ( _ResetSingleBoosterState (1 _i ]
[; ;boostercomms.c: 784: ResetSingleBoosterState(j);
"784
[e ( _ResetSingleBoosterState (1 _j ]
[; ;boostercomms.c: 785: BoosterCommandStart(0, 0b101, i+1);
"785
[e ( _BoosterCommandStart (3 , , -> -> 0 `i `us -> -> 5 `i `uc -> + -> _i `i -> 1 `i `uc ]
[; ;boostercomms.c: 786: return 0;
"786
[e ) -> -> 0 `i `uc ]
[e $UE 1346  ]
"787
}
[e :U 1359 ]
"788
}
"781
[e ++ _j -> -> 1 `i `uc ]
[e $ < -> _j `i -> 29 `i 1356  ]
[e :U 1357 ]
"788
}
"789
}
"780
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 29 `i 1353  ]
[e :U 1354 ]
"789
}
[; ;boostercomms.c: 787: }
[; ;boostercomms.c: 788: }
[; ;boostercomms.c: 789: }
[; ;boostercomms.c: 791: statusGetSerialUCS = 0;
"791
[e = _statusGetSerialUCS -> -> 0 `i `uc ]
[; ;boostercomms.c: 792: return 1;
"792
[e ) -> -> 1 `i `uc ]
[e $UE 1346  ]
"793
}
[; ;boostercomms.c: 793: }else{
[e $U 1360  ]
[e :U 1347 ]
{
[; ;boostercomms.c: 794: statusFlagsUSLG |= 0b000000100000000000000000;
"794
[e =| _statusFlagsUSLG -> -> 131072 `l `um ]
[; ;boostercomms.c: 795: statusGetSerialUCS = 1;
"795
[e = _statusGetSerialUCS -> -> 1 `i `uc ]
[; ;boostercomms.c: 796: if((missingSerialWinUCS = LowestMissingSerial()) < 30){
"796
[e $ ! < -> = _missingSerialWinUCS ( _LowestMissingSerial ..  `i -> 30 `i 1361  ]
{
[; ;boostercomms.c: 797: QueryFailureCounter=0;
"797
[e = _QueryFailureCounter -> -> 0 `i `uc ]
[; ;boostercomms.c: 798: BoosterCommandStart(0, 0b101, missingSerialWinUCS+1);
"798
[e ( _BoosterCommandStart (3 , , -> -> 0 `i `us -> -> 5 `i `uc -> + -> _missingSerialWinUCS `i -> 1 `i `uc ]
[; ;boostercomms.c: 799: return 0;
"799
[e ) -> -> 0 `i `uc ]
[e $UE 1346  ]
"800
}
[e :U 1361 ]
[; ;boostercomms.c: 800: }
[; ;boostercomms.c: 801: return 1;
"801
[e ) -> -> 1 `i `uc ]
[e $UE 1346  ]
"802
}
[e :U 1360 ]
[; ;boostercomms.c: 802: }
[; ;boostercomms.c: 803: }
"803
[e :UE 1346 ]
}
"805
[v _BoosterCommsDispatcher `(v ~T0 @X0 1 ef ]
{
[; ;boostercomms.c: 805: void BoosterCommsDispatcher(void){
[e :U _BoosterCommsDispatcher ]
[f ]
[; ;boostercomms.c: 808: if(BoosterCommsActive() || !(statusFlagsUSLG & 0b000000001000000000000000))
"808
[e $ ! || != -> ( _BoosterCommsActive ..  `i -> -> -> 0 `i `uc `i ! != & _statusFlagsUSLG -> -> 32768 `ui `um -> -> 0 `i `Vum 1363  ]
[; ;boostercomms.c: 809: return;
"809
[e $UE 1362  ]
[e :U 1363 ]
[; ;boostercomms.c: 811: __nop();
"811
[e ( ___nop ..  ]
[; ;boostercomms.c: 813: if((dispStatusUCS == 4) || CheckDataCollision() || NewBoosterAdded()){
"813
[e $ ! || || == -> _dispStatusUCS `i -> 4 `i != -> ( _CheckDataCollision ..  `i -> -> -> 0 `i `uc `i != -> ( _NewBoosterAdded ..  `i -> -> -> 0 `i `uc `i 1364  ]
{
[; ;boostercomms.c: 814: if(SetWindowID()){
"814
[e $ ! != -> ( _SetWindowID ..  `i -> -> -> 0 `i `uc `i 1365  ]
{
[; ;boostercomms.c: 815: dispStatusUCS = 0;
"815
[e = _dispStatusUCS -> -> 0 `i `uc ]
[; ;boostercomms.c: 816: statusFlagsUSLG |= 0b000001000000000000000000;
"816
[e =| _statusFlagsUSLG -> -> 262144 `l `um ]
[; ;boostercomms.c: 817: statusFlagsUSLG &= ~0b000000100000000000000000;
"817
[e =& _statusFlagsUSLG -> ~ -> 131072 `l `um ]
[; ;boostercomms.c: 818: ClearPastValues();
"818
[e ( _ClearPastValues ..  ]
"819
}
[; ;boostercomms.c: 819: }else{
[e $U 1366  ]
[e :U 1365 ]
{
[; ;boostercomms.c: 820: dispStatusUCS = 4;
"820
[e = _dispStatusUCS -> -> 4 `i `uc ]
[; ;boostercomms.c: 821: return;
"821
[e $UE 1362  ]
"822
}
[e :U 1366 ]
"823
}
[e :U 1364 ]
[; ;boostercomms.c: 822: }
[; ;boostercomms.c: 823: }
[; ;boostercomms.c: 825: if((dispStatusUCS == 5) || (LowestMissingSerial() < 30)){
"825
[e $ ! || == -> _dispStatusUCS `i -> 5 `i < -> ( _LowestMissingSerial ..  `i -> 30 `i 1367  ]
{
[; ;boostercomms.c: 826: if(QueryWinSerial()){
"826
[e $ ! != -> ( _QueryWinSerial ..  `i -> -> -> 0 `i `uc `i 1368  ]
{
[; ;boostercomms.c: 827: dispStatusUCS = 0;
"827
[e = _dispStatusUCS -> -> 0 `i `uc ]
[; ;boostercomms.c: 828: statusFlagsUSLG |= 0b000001000000000000000000;
"828
[e =| _statusFlagsUSLG -> -> 262144 `l `um ]
[; ;boostercomms.c: 829: statusFlagsUSLG &= ~0b000000100000000000000000;
"829
[e =& _statusFlagsUSLG -> ~ -> 131072 `l `um ]
"830
}
[; ;boostercomms.c: 830: }else{
[e $U 1369  ]
[e :U 1368 ]
{
[; ;boostercomms.c: 831: dispStatusUCS = 5;
"831
[e = _dispStatusUCS -> -> 5 `i `uc ]
[; ;boostercomms.c: 832: return;
"832
[e $UE 1362  ]
"833
}
[e :U 1369 ]
"834
}
[e :U 1367 ]
[; ;boostercomms.c: 833: }
[; ;boostercomms.c: 834: }
[; ;boostercomms.c: 836: switch(dispStatusUCS){
"836
[e $U 1371  ]
{
[; ;boostercomms.c: 837: case(0):
"837
[e :U 1372 ]
[; ;boostercomms.c: 838: BoosterQueryStart(0b000);
"838
[e ( _BoosterQueryStart (1 -> -> 0 `i `uc ]
[; ;boostercomms.c: 839: dispStatusUCS = 2;
"839
[e = _dispStatusUCS -> -> 2 `i `uc ]
[; ;boostercomms.c: 840: break;
"840
[e $U 1370  ]
[; ;boostercomms.c: 841: case(2):
"841
[e :U 1373 ]
[; ;boostercomms.c: 842: BoosterQueryStart(0b010);
"842
[e ( _BoosterQueryStart (1 -> -> 2 `i `uc ]
[; ;boostercomms.c: 843: dispStatusUCS = 3;
"843
[e = _dispStatusUCS -> -> 3 `i `uc ]
[; ;boostercomms.c: 844: break;
"844
[e $U 1370  ]
[; ;boostercomms.c: 845: case(3):
"845
[e :U 1374 ]
[; ;boostercomms.c: 846: BoosterQueryStart(0b011);
"846
[e ( _BoosterQueryStart (1 -> -> 3 `i `uc ]
[; ;boostercomms.c: 847: dispStatusUCS = 1;
"847
[e = _dispStatusUCS -> -> 1 `i `uc ]
[; ;boostercomms.c: 848: break;
"848
[e $U 1370  ]
[; ;boostercomms.c: 849: case(1):
"849
[e :U 1375 ]
[; ;boostercomms.c: 850: BoosterQueryStart(0b001);
"850
[e ( _BoosterQueryStart (1 -> -> 1 `i `uc ]
[; ;boostercomms.c: 851: dispStatusUCS = 0;
"851
[e = _dispStatusUCS -> -> 0 `i `uc ]
[; ;boostercomms.c: 852: break;
"852
[e $U 1370  ]
"853
}
[; ;boostercomms.c: 853: }
[e $U 1370  ]
"836
[e :U 1371 ]
[e [\ _dispStatusUCS , $ -> -> 0 `i `uc 1372
 , $ -> -> 2 `i `uc 1373
 , $ -> -> 3 `i `uc 1374
 , $ -> -> 1 `i `uc 1375
 1370 ]
"853
[e :U 1370 ]
[; ;boostercomms.c: 854: }
"854
[e :UE 1362 ]
}
