
AVRASM ver. 2.2.6  C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm Sun May 26 00:49:49 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(12): warning: Register r2 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(13): warning: Register r1 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(14): warning: Register r14 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(15): warning: Register r15 already defined by the .DEF directive
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(1): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\definitions.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(2): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m128def.inc'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(111): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\kpd4x4bis.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(112): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\lcd.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(114): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\subroutines.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(115): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\printf.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(116): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\songs.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(117): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\sound.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(118): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1.asm'
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(119): Including file 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\wire1_temp2.asm'
                                 
                                 .include "definitions.asm"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #define _M128DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega128
                                 #pragma AVRPART ADMIN PART_NAME ATmega128
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x97
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                                 .equ	PING	= 0x63	; MEMORY MAPPED
                                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	XDIV	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	EICRB	= 0x3a
                                 .equ	EIMSK	= 0x39
                                 .equ	EIFR	= 0x38
                                 .equ	TIMSK	= 0x37
                                 .equ	TIFR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OCR0	= 0x31
                                 .equ	ASSR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	OCDR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	SFIOR	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR0	= 0x0c
                                 .equ	UCSR0A	= 0x0b
                                 .equ	UCSR0B	= 0x0a
                                 .equ	UBRR0L	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	PORTE	= 0x03
                                 .equ	DDRE	= 0x02
                                 .equ	PINE	= 0x01
                                 .equ	PINF	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	UCSZ2	= UCSZ02	; For compatibility
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL0	= 6	; USART Mode Select
                                 
                                 ; UBRR0H - USART Baud Rate Register Hight Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL1	= 6	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register Hight Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	SM2	= 2	; Sleep Mode Select
                                 .equ	SM0	= 3	; Sleep Mode Select
                                 .equ	SM1	= 4	; Sleep Mode Select
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	SRW10	= 6	; External SRAM Wait State Select
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW11	= 1	; Wait state select bit upper page
                                 .equ	SRW00	= 2	; Wait state select bit lower page
                                 .equ	SRW01	= 3	; Wait state select bit lower page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value
                                 .equ	CAL1	= 1	; Oscillator Calibration Value
                                 .equ	CAL2	= 2	; Oscillator Calibration Value
                                 .equ	CAL3	= 3	; Oscillator Calibration Value
                                 .equ	CAL4	= 4	; Oscillator Calibration Value
                                 .equ	CAL5	= 5	; Oscillator Calibration Value
                                 .equ	CAL6	= 6	; Oscillator Calibration Value
                                 .equ	CAL7	= 7	; Oscillator Calibration Value
                                 
                                 ; XDIV - XTAL Divide Control Register
                                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** MISC *************************
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                                 .equ	PSR1	= PSR321	; For compatibility
                                 .equ	PSR2	= PSR321	; For compatibility
                                 .equ	PSR3	= PSR321	; For compatibility
                                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 .equ	PUD	= 2	; Pull Up Disable
                                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	GICR	= EIMSK	; For compatibility
                                 .equ	GIMSK	= EIMSK	; For compatibility
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	GIFR	= EIFR	; For compatibility
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 0
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; ASSR - Asynchronus Status Register
                                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Clock Select bit 0
                                 .equ	CS11	= 1	; Clock Select 1 bit 1
                                 .equ	CS12	= 2	; Clock Select1 bit 2
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TCCR2 - Timer/Counter Control Register
                                 .equ	CS20	= 0	; Clock Select
                                 .equ	CS21	= 1	; Clock Select
                                 .equ	CS22	= 2	; Clock Select
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Match Output Mode
                                 .equ	COM21	= 5	; Compare Match Output Mode
                                 .equ	WGM20	= 6	; Wafeform Generation Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter Register
                                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                                 
                                 ; OCR2 - Output Compare Register
                                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                                 
                                 ; TIMSK - 
                                 .equ	TOIE2	= 6	; 
                                 .equ	OCIE2	= 7	; 
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                                 .equ	ICF3	= 5	; Input Capture Flag 1
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                                 ;.equ	PSR1	= PSR321	; For compatibility
                                 ;.equ	PSR2	= PSR321	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                                 .equ	PWM30	= WGM30	; For compatibility
                                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                                 .equ	PWM31	= WGM31	; For compatibility
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Clock Select 3 bit 0
                                 .equ	CS31	= 1	; Clock Select 3 bit 1
                                 .equ	CS32	= 2	; Clock Select3 bit 2
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	CTC30	= WGM32	; For compatibility
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	CTC31	= WGM33	; For compatibility
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                                 
                                 ; TCNT3L - Timer/Counter3 Low Byte
                                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	WDTON	= 0	; Watchdog timer always on
                                 .equ	M103C	= 1	; ATmega103 compatibility mode
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0xffff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 4096
                                 .equ	RAMEND	= 0x10ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 131072
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xf000
                                 .equ	NRWW_STOP_ADDR	= 0xffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xefff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0xfe00
                                 .equ	SECONDBOOTSTART	= 0xfc00
                                 .equ	THIRDBOOTSTART	= 0xf800
                                 .equ	FOURTHBOOTSTART	= 0xf000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                                 
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 
                                 ; purpose library, definition of addresses and constants
                                 ; 20171114 A.S.
                                 
                                 ; === definitions  ===
                                 .list
                                 .include "macros.asm"
                                 
                                 ; purpose library, general-purpose macros
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 ; modified to include newer macros used for project
                                 
                                 ; ==============
                                 ;	display macros
                                 ; ==============
                                 .macro DISPLAY1 
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 .macro DISPLAY2
                                 
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 
                                 .endmacro
                                 
                                 ; ==============
                                 ; 	trivia macros
                                 ; ==============
                                 
                                 ; --- display question and answers as long as answer buttons not pressed
                                 
                                 .macro QUESTION ; question: str0, str1 answer: str2, str3, str4, str5
                                 question_start:
                                 display1:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@0)
                                 	ldi	zh, high(2*@0)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@1)
                                 	ldi	zh, high(2*@1)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display1
                                 display2:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@2)
                                 	ldi	zh, high(2*@2)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@3)
                                 	ldi	zh, high(2*@3)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display2
                                 display3:
                                 	call	LCD_init
                                 	ldi	zl, low(2*@4)
                                 	ldi	zh, high(2*@4)
                                 	call	LCD_putstring
                                 	ldi	zl, low(2*@5)
                                 	ldi	zh, high(2*@5)
                                 	ldi	a0, 0x40
                                 	call	LCD_pos
                                 	call	LCD_putstring
                                 	call reset_kpd
                                 	call check_reset
                                 	mov b0, a0
                                 	andi a0, 0b10000000
                                 	breq PC+2
                                 	jmp question_end
                                 	cpi b0, 0x48
                                 	brne display3
                                 	jmp question_start
                                 question_end:
                                 .endmacro
                                 
                                 ; --- set T in SREG if answer correct
                                 .macro COMPARE
                                 	clt
                                 	ldi zl, low(2*@0)
                                 	ldi zh, high(2*@0)
                                 	lpm
                                 	cp @1, r0
                                 	brne PC+2
                                 	set
                                 .endmacro
                                 
                                 ; --- print score on LCD as well as fail or pass message
                                 .macro PRINT_SCORE
                                 	call LCD_clear
                                 	brts PC+2
                                 	jmp incorrect
                                 correct:
                                 	DISPLAY1 strcorrect
                                 	CORRECT_SONG
                                 	jmp score
                                 incorrect:
                                 	DISPLAY1 strfalse
                                 	INCORRECT_SONG
                                 score:
                                 	CLR4 a3, a2, a1, a0
                                 	mov a0, @0
                                 	PRINTF LCD
                                 .db "Score:",FDEC,a,0
                                 .endmacro
                                 
                                 
                                 ; ==============
                                 ; 	pointers
                                 ; ==============
                                 
                                 ; --- loading an immediate into a pointer XYZ,SP ---
                                 .macro 	LDIX	; sram
                                 	ldi	xl, low(@0)
                                 	ldi	xh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIY	; sram	
                                 	ldi	yl, low(@0)
                                 	ldi	yh,high(@0)
                                 	.endmacro	
                                 .macro 	LDIZ	; sram
                                 	ldi	zl, low(@0)
                                 	ldi	zh,high(@0)
                                 	
                                 	.endmacro
                                 .macro	LDZD	; sram, reg	; sram+reg -> Z
                                 	mov	zl,@1
                                 	clr	zh
                                 	subi	zl, low(-@0)
                                 	sbci	zh,high(-@0)
                                 	.endmacro
                                 .macro	LDSP	; sram
                                 	ldi	r16, low(@0)
                                 	out	spl,r16
                                 	ldi	r16,high(@0)
                                 	out	sph,r16
                                 	.endmacro
                                 
                                 ; --- load/store SRAM addr into pointer XYZ ---	
                                 .macro 	LDSX	; sram
                                 	lds	xl,@0
                                 	lds	xh,@0+1
                                 	.endmacro
                                 .macro 	LDSY	; sram
                                 	lds	yl,@0
                                 	lds	yh,@0+1
                                 	.endmacro
                                 .macro 	LDSZ	; sram
                                 	lds	zl,@0
                                 	lds	zh,@0+1
                                 	.endmacro
                                 .macro 	STSX	; sram
                                 	sts	@0,  xl
                                 	sts	@0+1,xh
                                 	.endmacro	
                                 .macro 	STSY	; sram
                                 	sts	@0,  yl
                                 	sts	@0+1,yh
                                 	.endmacro
                                 .macro 	STSZ	; sram
                                 	sts	@0,  zl
                                 	sts	@0+1,zh
                                 	.endmacro	
                                 
                                 ; --- push/pop pointer XYZ ---
                                 .macro	PUSHX			; push X
                                 	push	xl
                                 	push	xh
                                 	.endmacro
                                 .macro	POPX			; pop X
                                 	pop	xh
                                 	pop	xl
                                 	.endmacro
                                 	
                                 .macro	PUSHY			; push Y
                                 	push	yl
                                 	push	yh
                                 	.endmacro
                                 .macro	POPY			; pop Y
                                 	pop	yh
                                 	pop	yl
                                 	.endmacro
                                 
                                 .macro	PUSHZ			; push Z
                                 	push	zl
                                 	push	zh
                                 	.endmacro
                                 .macro	POPZ			; pop Z
                                 	pop	zh
                                 	pop	zl
                                 	.endmacro
                                 
                                 ; --- multiply/divide Z ---	
                                 .macro	MUL2Z			; multiply Z by 2
                                 	lsl	zl
                                 	rol	zh
                                 	.endmacro
                                 .macro	DIV2Z			; divide Z by 2
                                 	lsr	zh
                                 	ror	zl
                                 	.endmacro
                                 
                                 ; --- add register to pointer XYZ ---	
                                 .macro	ADDX	;reg		; x <- y+reg
                                 	add	xl,@0
                                 	brcc	PC+2
                                 	subi	xh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDY	;reg		; y <- y+reg
                                 	add	yl,@0
                                 	brcc	PC+2
                                 	subi	yh,-1		; add carry
                                 	.endmacro
                                 .macro	ADDZ	;reg		; z <- z+reg
                                 	add	zl,@0
                                 	brcc	PC+2
                                 	subi	zh,-1		; add carry
                                 	.endmacro
                                 
                                 ; ===================
                                 ; 	miscellaneous
                                 ; ===================
                                 
                                 ; --- output/store (regular I/O space) immediate value ---
                                 .macro	OUTI	; port,k	output immediate value to port
                                 	ldi	w,@1
                                 	out	@0,w
                                 	.endmacro
                                 
                                 ; --- output/store (extended I/O space) immediate value ---
                                 .macro OUTEI	; port,k    output immediate value to port
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 ; --- add immediate value ---
                                 .macro	ADDI
                                 	subi	@0,-@1
                                 	.endmacro
                                 .macro	ADCI
                                 	sbci	@0,-@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with range limitation ---
                                 .macro	INC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	brlo	PC+3
                                 	ldi	@0,@1	
                                 	rjmp	PC+2
                                 	inc	@0
                                 	.endmacro
                                 
                                 .macro	DEC_LIM	; reg,limit
                                 	cpi	@0,@1
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@0
                                 	rjmp	PC+2
                                 	ldi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inc/dec with cyclic range ---
                                 .macro	INC_CYC	; reg,low,high
                                 	cpi	@0,@2
                                 	brsh	_low	; reg>=high then reg=low
                                 	cpi	@0,@1
                                 	brlo	_low	; reg< low  then reg=low
                                 	inc	@0
                                 	rjmp	_done
                                 _low:	ldi	@0,@1
                                 _done:	
                                     .endmacro
                                 	
                                 .macro	DEC_CYC	; reg,low,high
                                 	cpi	@0,@1
                                 	breq	_high	; reg=low then reg=high
                                 	brlo	_high	; reg<low then reg=high
                                 	dec	@0	
                                 	cpi	@0,@2
                                 	brsh	_high	; reg>=high then high
                                 	rjmp	_done
                                 _high:	ldi	@0,@2
                                 _done:	
                                 	.endmacro
                                 
                                 .macro	INCDEC	;port,b1,b2,reg,low,high
                                 	sbic	@0,@1
                                 	rjmp	PC+6
                                 
                                 	cpi	@3,@5
                                 	brlo	PC+3
                                 	ldi	@3,@4	
                                 	rjmp	PC+2
                                 	inc	@3
                                 
                                 	sbic	@0,@2
                                 	rjmp	PC+7
                                 	
                                 	cpi	@3,@4
                                 	breq	PC+5
                                 	brlo	PC+3
                                 	dec	@3
                                 	rjmp	PC+2
                                 	ldi	@3,@5
                                 	.endmacro		
                                 
                                 ; --- wait loops ---
                                 ; wait 10...196608 cycles
                                 .macro	WAIT_C	; k
                                 	ldi	w,  low((@0-7)/3)
                                 	mov	u,w			; u=LSB
                                 	ldi	w,high((@0-7)/3)+1	; w=MSB
                                 	dec	u
                                 	brne	PC-1
                                 	dec	u
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait micro-seconds (us)
                                 ; us = x*3*1000'000/clock)	==> x=us*clock/3000'000
                                 .macro	WAIT_US ; k
                                 	ldi	w, low((clock/1000*@0/3000)-1)
                                 	mov	u,w
                                 	ldi	w,high((clock/1000*@0/3000)-1)+1 ; set up: 3 cyles
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	.endmacro
                                 
                                 ; wait mili-seconds (ms)
                                 .macro	WAIT_MS ; k
                                 	ldi	w, low(@0)
                                 	mov	u,w		; u = LSB	
                                 	ldi	w,high(@0)+1	; w = MSB
                                 wait_ms:
                                 	push	w		; wait 1000 usec
                                 	push	u
                                 	ldi	w, low((clock/3000)-5)	
                                 	mov	u,w
                                 	ldi	w,high((clock/3000)-5)+1
                                 	dec	u
                                 	brne	PC-1		; inner loop: 3 cycles
                                 	dec	u		; adjustment for outer loop
                                 	dec	w
                                 	brne	PC-4
                                 	pop	u
                                 	pop	w
                                 	
                                 	dec	u
                                 	brne	wait_ms
                                 	dec	w
                                 	brne	wait_ms
                                 	.endmacro
                                 
                                 ; --- conditional jumps/calls ---
                                 .macro	JC0			; jump if carry=0
                                 	brcs	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JC1			; jump if carry=1
                                 	brcc	PC+2	
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 .macro	JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	breq	@2
                                 	.endmacro
                                 .macro	_JK	; reg,k,addr	; jump if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rjmp	@2
                                 	.endmacro	
                                 .macro	JNK	; reg,k,addr	; jump if not(reg=k)
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro 
                                 
                                 .macro	CK	; reg,k,addr	; call if reg=k
                                 	cpi	@0,@1
                                 	brne	PC+2
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CNK	; reg,k,addr	; call if not(reg=k)
                                 	cpi	@0,@1
                                 	breq	PC+2
                                 	rcall	@2
                                 	.endmacro 
                                 
                                 .macro	JSK	; sram,k,addr	; jump if sram=k
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	breq	@2
                                 	.endmacro 
                                 .macro	JSNK	; sram,k,addr	; jump if not(sram=k)
                                 	lds	w,@0
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- loops ---
                                 .macro	DJNZ	; reg,addr	; decr and jump if not zero
                                 	dec	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	DJNK	; reg,k,addr	; decr and jump if not k
                                 	dec	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	IJNZ	; reg,addr	; inc and jump if not zero
                                 	inc	@0
                                 	brne	@1
                                 	.endmacro
                                 .macro	IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	cpi	@0,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_IJNK	; reg,k,addr	; inc and jump if not k
                                 	inc	@0
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	brne	@2
                                 	.endmacro
                                 
                                 .macro	ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 .macro	_ISJNK	; sram,k,addr	; inc sram and jump if not k
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	breq	PC+2	
                                 	rjmp	@2
                                 	.endmacro
                                 
                                 .macro	DSJNK	; sram,k,addr	; dec sram and jump if not k
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	cpi	w,@1
                                 	brne	@2
                                 	.endmacro
                                 
                                 ; --- table lookup ---
                                 .macro	LOOKUP	;reg, index,tbl
                                 	push	ZL
                                 	push	ZH
                                 	mov	zl,@1		; move index into z
                                 	clr	zh
                                 	subi	zl, low(-2*@2)	; add base address of table
                                 	sbci	zh,high(-2*@2)	
                                 	lpm			; load program memory (into r0)
                                 	mov	@0,r0
                                 	pop	ZH
                                 	pop	ZL
                                 	.endmacro
                                 
                                 .macro	LOOKUP2	;r1,r0, index,tbl
                                 	mov	zl,@2		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	subi	zl, low(-2*@3)	; add base address of table
                                 	sbci	zh,high(-2*@3)
                                 	lpm			; get LSB byte
                                 	mov	w,r0		; temporary store LSB in w
                                 	adiw	zl,1		; increment Z
                                 	lpm			; get MSB byte
                                 	mov	@0,r0		; mov MSB to res1
                                 	mov	@1,w		; mov LSB to res0
                                 	.endmacro
                                 
                                 .macro	LOOKUP4	;r3,r2,r1,r0, index,tbl
                                 	mov	zl,@4		; move index into z
                                 	clr	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh
                                 	lsl	zl		; multiply by 2
                                 	rol	zh	
                                 	subi	zl, low(-2*@5)	; add base address of table
                                 	sbci	zh,high(-2*@5)
                                 	lpm
                                 	mov	@1,r0		; load high word LSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0		; load high word MSB
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@3,r0		; load low word LSB		
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0		; load low word MSB
                                 	.endmacro
                                 
                                 .macro	LOOKDOWN ;reg,index,tbl
                                 	ldi	ZL, low(2*@2)	; load table address
                                 	ldi	ZH,high(2*@2)
                                 	clr	@1
                                 loop:	lpm
                                 	cp	r0,@0
                                 	breq	found
                                 	inc	@1 
                                 	adiw	ZL,1
                                 	tst	r0
                                 	breq	notfound
                                 	rjmp	loop
                                 notfound:
                                 	ldi	@1,-1
                                 found:	
                                 	.endmacro
                                 
                                 ; --- branch table ---
                                 .macro	C_TBL	; reg,tbl
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl
                                 	icall
                                 	.endmacro
                                 .macro	J_TBL	; reg,tbl	
                                 	ldi	ZL, low(2*@1)
                                 	ldi	ZH,high(2*@1)
                                 	lsl	@0
                                 	add	ZL,@0
                                 	brcc	PC+2
                                 	inc	ZH
                                 	lpm
                                 	push	r0
                                 	lpm
                                 	mov	zh,r0
                                 	pop	zl	
                                 	ijmp
                                 	.endmacro
                                 
                                 .macro	BRANCH	; reg		; branching using the stack
                                 	ldi	w, low(tbl)
                                 	add	w,@0
                                 	push	w
                                 	ldi	w,high(tbl)
                                 	brcc	PC+2
                                 	inc	w
                                 	push	w
                                 	ret
                                 tbl:
                                 	.endmacro	
                                 
                                 ; --- multiply/division ---
                                 .macro	DIV2	; reg
                                 	lsr	@0
                                 	.endmacro
                                 .macro	DIV4	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro	
                                 .macro	DIV8	; reg
                                 	lsr	@0
                                 	lsr	@0
                                 	lsr	@0
                                 	.endmacro
                                 	
                                 .macro	MUL2	; reg
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL4	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 .macro	MUL8	; reg
                                 	lsl	@0
                                 	lsl	@0
                                 	lsl	@0
                                 	.endmacro
                                 
                                 ; ====================================
                                 ; 	extending existing instructios
                                 ; ====================================
                                 
                                 ; --- immediate ops with r0..r15 ---
                                 .macro	_ADDI
                                 	ldi	w,@1
                                 	add	@0,w
                                 	.endmacro
                                 .macro	_ADCI
                                 	ldi	w,@1
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	_SUBI
                                 	ldi	w,@1
                                 	sub	@0,w
                                 	.endmacro
                                 .macro	_SBCI
                                 	ldi	w,@1
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	_ANDI
                                 	ldi	w,@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_ORI
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_EORI
                                 	ldi	w,@1
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	_SBR
                                 	ldi	w,@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	_CBR
                                 	ldi	w,~@1
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_CPI
                                 	ldi	w,@1
                                 	cp	@0,w
                                 	.endmacro
                                 .macro	_LDI
                                 	ldi	w,@1
                                 	mov	@0,w
                                 	.endmacro
                                 
                                 ; --- bit access for port p32..p63 ---
                                 .macro	_SBI
                                 	in	w,@0
                                 	ori	w,1<<@1
                                 	out	@0,w
                                 	.endmacro
                                 .macro	_CBI
                                 	in	w,@0
                                 	andi	w,~(1<<@1)
                                 	out	@0,w
                                 	.endmacro
                                 	
                                 ; --- extending branch distance to +/-2k ---
                                 .macro	_BREQ
                                 	brne	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRNE
                                 	breq	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCS
                                 	brcc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRCC
                                 	brcs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRSH
                                 	brlo	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLO
                                 	brsh	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRMI
                                 	brpl	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRPL
                                 	brmi	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRGE
                                 	brlt	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRLT
                                 	brge	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHS
                                 	brhc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRHC
                                 	brhs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTS
                                 	brtc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRTC
                                 	brts	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVS
                                 	brvc	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRVC
                                 	brvs	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRIE
                                 	brid	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	_BRID
                                 	brie	PC+2
                                 	rjmp	@0
                                 	.endmacro
                                 
                                 ; ====================
                                 ; 	bit operations
                                 ; ====================
                                 
                                 ; --- moving bits ---
                                 .macro	MOVB	; reg1,b1, reg2,b2	; reg1,bit1 <- reg2,bit2
                                 	bst	@2,@3
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	OUTB	; port1,b1, reg2,b2	; port1,bit1 <- reg2,bit2
                                 	sbrs	@2,@3
                                 	cbi	@0,@1
                                 	sbrc	@2,@3
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INB	; reg1,b1, port2,b2	; reg1,bit1 <- port2,bit2
                                 	sbis	@2,@3
                                 	cbr	@0,1<<@1
                                 	sbic	@2,@3
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 
                                 .macro	Z2C				; zero to carry
                                 	sec
                                 	breq	PC+2	; (Z=1)
                                 	clc
                                 	.endmacro
                                 .macro	Z2INVC				; zero to inverse carry
                                 	sec
                                 	brne	PC+2	; (Z=0)
                                 	clc
                                 	.endmacro
                                 
                                 .macro	C2Z				; carry to zero
                                 	sez
                                 	brcs	PC+2	; (C=1)
                                 	clz
                                 	.endmacro
                                 
                                 .macro	B2C	; reg,b			; bit to carry
                                 	sbrc	@0,@1
                                 	sec
                                 	sbrs	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2B	; reg,b			; carry to bit
                                 	brcc	PC+2
                                 	sbr	@0,(1<<@1)
                                 	brcs	PC+2
                                 	cbr	@0,(1<<@1)
                                 	.endmacro
                                 .macro	P2C	; port,b		; port to carry
                                 	sbic	@0,@1
                                 	sec
                                 	sbis	@0,@1
                                 	clc
                                 	.endmacro
                                 .macro	C2P	; port,b		; carry to port
                                 	brcc	PC+2
                                 	sbi	@0,@1
                                 	brcs	PC+2
                                 	cbi	@0,@1
                                 	.endmacro
                                 
                                 ; --- inverting bits ---
                                 .macro	INVB	; reg,bit		; inverse reg,bit
                                 	ldi	w,(1<<@1)
                                 	eor	@0,w
                                 	.endmacro
                                 .macro	INVP	; port,bit		; inverse port,bit	
                                 	sbis	@0,@1
                                 	rjmp	PC+3
                                 	cbi	@0,@1
                                 	rjmp	PC+2
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	INVC				; inverse carry	
                                 	brcs	PC+3
                                 	sec
                                 	rjmp	PC+2
                                 	clc
                                 	.endmacro
                                 
                                 ; --- setting a single bit ---
                                 .macro	SETBIT	; reg(0..7)
                                 ; in	reg (0..7)
                                 ; out	reg with bit (0..7) set to 1.
                                 ; 0=00000001
                                 ; 1=00000010
                                 ; ...
                                 ; 7=10000000
                                 	mov	w,@0
                                 	clr	@0
                                 	inc	@0
                                 	andi	w,0b111	
                                 	breq	PC+4
                                 	lsl	@0
                                 	dec	w
                                 	brne	PC-2
                                 	.endmacro
                                 
                                 ; --- logical operations with masks ---
                                 .macro	MOVMSK	; reg1,reg2,mask	; reg1 <- reg2 (mask)
                                 	ldi	w,~@2	
                                 	and	@0,w
                                 	ldi	w,@2
                                 	and	@1,w	
                                 	or	@0,@1
                                 	.endmacro	
                                 .macro	ANDMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	ori	w,~@2
                                 	and	@0,w
                                 	.endmacro	
                                 .macro	ORMSK	; reg1,reg2,mask	; reg1 <- ret 1 AND reg2 (mask)		
                                 	mov	w,@1
                                 	andi	w,@2
                                 	or	@0,w
                                 	.endmacro
                                 	
                                 ; --- logical operations on bits ---
                                 .macro	ANDB	; r1,b1, r2,b2, r3,b3	; reg1,b1 <- reg2,b2 AND reg3,b3
                                 	set
                                 	sbrs	@4,@5	
                                 	clt
                                 	sbrs	@2,@3	
                                 	clt
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	ORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 OR reg3.b3
                                 	clt
                                 	sbrc	@4,@5	
                                 	set
                                 	sbrc	@2,@3	
                                 	set
                                 	bld	@0,@1
                                 	.endmacro
                                 .macro	EORB	; r1,b1, r2,b2, r3,b3	; reg1.b1 <- reg2.b2 XOR reg3.b3
                                 	sbrc	@4,@5
                                 	rjmp	f1
                                 f0:	bst	@2,@3	
                                 	rjmp	PC+4
                                 f1:	set
                                 	sbrc	@0,@1
                                 	clt
                                 	bld	@0,@0	
                                 	.endmacro
                                 	
                                 ; --- operations based on register bits ---
                                 .macro	FB0	; reg,bit		; bit=0
                                 	cbr	@0,1<<@1
                                 	.endmacro
                                 .macro	FB1	; reg,bit		; bit=1
                                 	sbr	@0,1<<@1
                                 	.endmacro
                                 .macro	_FB0	; reg,bit		; bit=0
                                 	ldi	w,~(1<<@1)
                                 	and	@0,w
                                 	.endmacro
                                 .macro	_FB1	; reg,bit		; bit=1
                                 	ldi	w,1<<@1
                                 	or	@0,w
                                 	.endmacro
                                 .macro	SB0	; reg,bit,addr		; skip if bit=0
                                 	sbrc	@0,@1
                                 	.endmacro
                                 .macro	SB1	; reg,bit,addr		; skip if bit=1
                                 	sbrs	@0,@1
                                 	.endmacro
                                 .macro	JB0	; reg,bit,addr		; jump if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JB1	; reg,bit,addr		; jump if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CB0	; reg,bit,addr		; call if bit=0
                                 	sbrs	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	CB1	; reg,bit,addr		; call if bit=1
                                 	sbrc	@0,@1
                                 	call	@2
                                 	.endmacro
                                 .macro	WB0	; reg,bit		; wait if bit=0
                                 	sbrs	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WB1	; reg,bit		; wait if bit=1
                                 	sbrc	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RB0	; reg,bit		; return if bit=0
                                 	sbrs	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RB1	; reg,bit		; return if bit=1
                                 	sbrc	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if bit=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WB0T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrs	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if bit=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WB1T	; reg,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbrc	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 	
                                 ; --- operations based on port bits ---
                                 .macro	P0	; port,bit		; port=0
                                 	cbi	@0,@1
                                 	.endmacro
                                 .macro	P1	; port,bit		; port=1
                                 	sbi	@0,@1
                                 	.endmacro
                                 .macro	SP0	; port,bit		; skip if port=0
                                 	sbic	@0,@1
                                 	.endmacro
                                 .macro	SP1	; port,bit		; skip if port=1
                                 	sbis	@0,@1
                                 	.endmacro
                                 .macro	JP0	; port,bit,addr		; jump if port=0
                                 	sbis	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	JP1	; port,bit,addr		; jump if port=1
                                 	sbic	@0,@1
                                 	rjmp	@2
                                 	.endmacro
                                 .macro	CP0	; port,bit,addr		; call if port=0
                                 	sbis	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	CP1	; port,bit,addr		; call if port=1
                                 	sbic	@0,@1
                                 	rcall	@2
                                 	.endmacro
                                 .macro	WP0	; port,bit		; wait if port=0
                                 	sbis	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	WP1	; port,bit		; wait if port=1
                                 	sbic	@0,@1
                                 	rjmp	PC-1
                                 	.endmacro
                                 .macro	RP0	; port,bit		; return if port=0
                                 	sbis	@0,@1
                                 	ret
                                 	.endmacro
                                 .macro	RP1	; port,bit		; return if port=1
                                 	sbic	@0,@1
                                 	ret
                                 	.endmacro
                                 
                                 ; wait if port=0 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr
                                 .macro	WP0T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbis	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro
                                 
                                 ; wait if port=1 with timeout
                                 ; if timeout (in units of 5 cyc) then jump to addr	
                                 .macro	WP1T	; port,bit,timeout,addr
                                 	ldi	w,@2+1
                                 	dec	w	; 1 cyc
                                 	breq	@3	; 1 cyc
                                 	sbic	@0,@1	; 1 cyc
                                 	rjmp	PC-3	; 2 cyc = 5 cycles
                                 	.endmacro	
                                 
                                 ; ===========================
                                 ; 	multi-byte operations
                                 ; ===========================
                                 
                                 .macro	SWAP4			; swap 2 variables
                                 	mov	w ,@0
                                 	mov	@0,@4
                                 	mov	@4,w
                                 	mov	w ,@1
                                 	mov	@1,@5
                                 	mov	@5,w
                                 	mov	w ,@2
                                 	mov	@2,@6
                                 	mov	@6,w
                                 	mov	w ,@3
                                 	mov	@3,@7
                                 	mov	@7,w
                                 	.endmacro
                                 .macro	SWAP3
                                 	mov	w ,@0
                                 	mov	@0,@3
                                 	mov	@3,w
                                 	mov	w ,@1
                                 	mov	@1,@4
                                 	mov	@4,w
                                 	mov	w ,@2
                                 	mov	@2,@5
                                 	mov	@5,w
                                 	.endmacro
                                 .macro	SWAP2
                                 	mov	w ,@0
                                 	mov	@0,@2
                                 	mov	@2,w
                                 	mov	w ,@1
                                 	mov	@1,@3
                                 	mov	@3,w
                                 	.endmacro
                                 .macro	SWAP1
                                 	mov	w ,@0
                                 	mov	@0,@1
                                 	mov	@1,w
                                 	.endmacro
                                 
                                 .macro	LDX4	;r..r0		; load from (x+)
                                 	ld	@3,x+
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX3	;r..r0
                                 	ld	@2,x+	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 .macro	LDX2	;r..r0	
                                 	ld	@1,x+
                                 	ld	@0,x+
                                 	.endmacro
                                 	
                                 .macro	LDY4	;r..r0		; load from (y+)
                                 	ld	@3,y+
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY3	;r..r0
                                 	ld	@2,y+	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 .macro	LDY2	;r..r0	
                                 	ld	@1,y+
                                 	ld	@0,y+
                                 	.endmacro
                                 
                                 .macro	LDZ4	;r..r0		; load from (z+)
                                 	ld	@3,z+
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ3	;r..r0
                                 	ld	@2,z+	
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 .macro	LDZ2	;r..r0
                                 	ld	@1,z+
                                 	ld	@0,z+
                                 	.endmacro
                                 
                                 .macro	STX4	;r..r0		; store to (x+)
                                 	st	x+,@3
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX3	;r..r0
                                 	st	x+,@2	
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 .macro	STX2	;r..r0
                                 	st	x+,@1
                                 	st	x+,@0
                                 	.endmacro
                                 	
                                 .macro	STY4	;r..r0		; store to (y+)
                                 	st	y+,@3
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY3	;r..r0
                                 	st	y+,@2	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 .macro	STY2	;r..r0	
                                 	st	y+,@1
                                 	st	y+,@0
                                 	.endmacro
                                 	
                                 .macro	STZ4	;r..r0		; store to (z+)
                                 	st	z+,@3
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ3	;r..r0
                                 	st	z+,@2	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 .macro	STZ2	;r..r0	
                                 	st	z+,@1
                                 	st	z+,@0
                                 	.endmacro	
                                 	
                                 .macro	STI4	;addr,k		; store immediate
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	ldi	w,byte4(@1)
                                 	sts	@0+3,w	
                                 	.endmacro	
                                 .macro	STI3	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	ldi	w,byte3(@1)
                                 	sts	@0+2,w
                                 	.endmacro	
                                 .macro	STI2	;addr,k
                                 	ldi	w,  low(@1)
                                 	sts	@0+0,w
                                 	ldi	w, high(@1)
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	STI	;addr,k
                                 	ldi	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	INC4			; increment
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC3
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	INC2
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 
                                 .macro	DEC4			; decrement
                                 	ldi	w,0xff
                                 	add	@3,w
                                 	adc	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC3
                                 	ldi	w,0xff
                                 	add	@2,w
                                 	adc	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 .macro	DEC2
                                 	ldi	w,0xff
                                 	add	@1,w
                                 	adc	@0,w
                                 	.endmacro
                                 
                                 .macro	CLR9			; clear (also clears the carry)
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	clr	@8
                                 	.endmacro
                                 .macro	CLR8
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	clr	@7
                                 	.endmacro
                                 .macro	CLR7
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	clr	@6
                                 	.endmacro
                                 .macro	CLR6
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	clr	@5
                                 	.endmacro
                                 .macro	CLR5
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	clr	@4
                                 	.endmacro
                                 .macro	CLR4
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	clr	@3
                                 	.endmacro
                                 .macro	CLR3
                                 	sub	@0,@0
                                 	clr	@1
                                 	clr	@2
                                 	.endmacro
                                 .macro	CLR2
                                 	sub	@0,@0
                                 	clr	@1
                                 	.endmacro
                                 
                                 .macro	COM4			; one's complement
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	.endmacro
                                 .macro	COM3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	.endmacro
                                 .macro	COM2
                                 	com	@0
                                 	com	@1
                                 	.endmacro
                                 
                                 .macro	NEG4			; negation (two's complement)
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	com	@3
                                 	ldi	w,0xff
                                 	sub	@3,w
                                 	sbc	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG3
                                 	com	@0
                                 	com	@1
                                 	com	@2
                                 	ldi	w,0xff
                                 	sub	@2,w
                                 	sbc	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 .macro	NEG2
                                 	com	@0
                                 	com	@1
                                 	ldi	w,0xff
                                 	sub	@1,w
                                 	sbc	@0,w
                                 	.endmacro
                                 	
                                 .macro	LDI4 	; r..r0, k	; load immediate
                                 	ldi	@3,  low(@4)
                                 	ldi	@2, high(@4)
                                 	ldi	@1,byte3(@4)
                                 	ldi	@0,byte4(@4)
                                 	.endmacro
                                 .macro	LDI3
                                 	ldi	@2,  low(@3)
                                 	ldi	@1, high(@3)
                                 	ldi	@0,byte3(@3)
                                 	.endmacro
                                 .macro	LDI2
                                 	ldi	@1,  low(@2)
                                 	ldi	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LDS4			; load direct from SRAM
                                 	lds	@3,@4
                                 	lds	@2,@4+1
                                 	lds	@1,@4+2
                                 	lds	@0,@4+3
                                 	.endmacro
                                 .macro	LDS3
                                 	lds	@2,@3
                                 	lds	@1,@3+1
                                 	lds	@0,@3+2
                                 	.endmacro
                                 .macro	LDS2
                                 	lds	@1,@2
                                 	lds	@0,@2+1
                                 	.endmacro
                                 
                                 .macro	STS4			; store direct to SRAM
                                 	sts	@0+0,@4
                                 	sts	@0+1,@3
                                 	sts	@0+2,@2
                                 	sts	@0+3,@1
                                 	.endmacro
                                 .macro	STS3
                                 	sts	@0+0,@3
                                 	sts	@0+1,@2
                                 	sts	@0+2,@1
                                 	.endmacro
                                 .macro	STS2
                                 	sts	@0+0,@2
                                 	sts	@0+1,@1
                                 	.endmacro
                                 
                                 .macro	STDZ4	; d, r3,r2,r1,r0
                                 	std	z+@0+0,@4
                                 	std	z+@0+1,@3
                                 	std	z+@0+2,@2
                                 	std	z+@0+3,@1
                                 	.endmacro
                                 .macro	STDZ3	; d, r2,r1,r0
                                 	std	z+@0+0,@3
                                 	std	z+@0+1,@2
                                 	std	z+@0+2,@1
                                 	.endmacro
                                 .macro	STDZ2	; d, r1,r0
                                 	std	z+@0+0,@2
                                 	std	z+@0+1,@1
                                 	.endmacro
                                 	
                                 .macro	LPM4			; load program memory
                                 	lpm
                                 	mov	@3,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM3
                                 	lpm
                                 	mov	@2,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM2
                                 	lpm
                                 	mov	@1,r0
                                 	adiw	zl,1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 .macro	LPM1
                                 	lpm
                                 	mov	@0,r0
                                 	adiw	zl,1
                                 	.endmacro
                                 
                                 .macro	MOV4			; move between registers
                                 	mov	@3,@7
                                 	mov	@2,@6
                                 	mov	@1,@5
                                 	mov	@0,@4
                                 	.endmacro
                                 .macro	MOV3
                                 	mov	@2,@5
                                 	mov	@1,@4
                                 	mov	@0,@3
                                 	.endmacro
                                 .macro	MOV2
                                 	mov	@1,@3
                                 	mov	@0,@2
                                 	.endmacro
                                 
                                 .macro	ADD4			; add
                                 	add	@3,@7
                                 	adc	@2,@6
                                 	adc	@1,@5
                                 	adc	@0,@4
                                 	.endmacro
                                 .macro	ADD3
                                 	add	@2,@5
                                 	adc	@1,@4
                                 	adc	@0,@3
                                 	.endmacro
                                 .macro	ADD2
                                 	add	@1,@3
                                 	adc	@0,@2
                                 	.endmacro
                                 
                                 .macro	SUB4			; subtract
                                 	sub	@3,@7
                                 	sbc	@2,@6
                                 	sbc	@1,@5
                                 	sbc	@0,@4
                                 	.endmacro
                                 .macro	SUB3
                                 	sub	@2,@5
                                 	sbc	@1,@4
                                 	sbc	@0,@3
                                 	.endmacro
                                 .macro	SUB2
                                 	sub	@1,@3
                                 	sbc	@0,@2
                                 	.endmacro
                                 	
                                 .macro	CP4			; compare
                                 	cp	@3,@7
                                 	cpc	@2,@6
                                 	cpc	@1,@5
                                 	cpc	@0,@4
                                 	.endmacro
                                 .macro	CP3
                                 	cp	@2,@5
                                 	cpc	@1,@4
                                 	cpc	@0,@3
                                 	.endmacro
                                 .macro	CP2
                                 	cp	@1,@3
                                 	cpc	@0,@2
                                 	.endmacro
                                 
                                 .macro	TST4			; test
                                 	clr	w
                                 	cp	@3,w
                                 	cpc	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST3
                                 	clr	w
                                 	cp	@2,w
                                 	cpc	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 .macro	TST2
                                 	clr	w
                                 	cp	@1,w
                                 	cpc	@0,w
                                 	.endmacro
                                 
                                 .macro	ADDI4			; add immediate
                                 	subi	@3,  low(-@4)
                                 	sbci	@2, high(-@4)
                                 	sbci	@1,byte3(-@4)
                                 	sbci	@0,byte4(-@4)
                                 	.endmacro
                                 .macro	ADDI3
                                 	subi	@2,  low(-@3)
                                 	sbci	@1, high(-@3)
                                 	sbci	@0,byte3(-@3)
                                 	.endmacro
                                 .macro	ADDI2
                                 	subi	@1,  low(-@2)
                                 	sbci	@0, high(-@2)
                                 	.endmacro
                                 	
                                 .macro	SUBI4			; subtract immediate
                                 	subi	@3,  low(@4)
                                 	sbci	@2, high(@4)
                                 	sbci	@1,byte3(@4)
                                 	sbci	@0,byte4(@4)
                                 	.endmacro
                                 .macro	SUBI3
                                 	subi	@2,  low(@3)
                                 	sbci	@1, high(@3)
                                 	sbci	@0,byte3(@3)
                                 	.endmacro
                                 .macro	SUBI2
                                 	subi	@1,  low(@2)
                                 	sbci	@0, high(@2)
                                 	.endmacro
                                 
                                 .macro	LSL5			; logical shift left
                                 	lsl	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL4
                                 	lsl	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL3
                                 	lsl	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	LSL2
                                 	lsl	@1
                                 	rol	@0
                                 	.endmacro
                                 	
                                 .macro	LSR4			; logical shift right
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	LSR3
                                 	lsr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	LSR2
                                 	lsr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ASR4			; arithmetic shift right
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ASR3
                                 	asr	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ASR2
                                 	asr	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	ROL8			; rotate left through carry
                                 	rol	@7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL7
                                 	rol	@6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL6
                                 	rol	@5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL5
                                 	rol	@4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL4
                                 	rol	@3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL3
                                 	rol	@2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 .macro	ROL2
                                 	rol	@1
                                 	rol	@0
                                 	.endmacro
                                 
                                 .macro	ROR8			; rotate right through carry
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	ror	@7
                                 	.endmacro
                                 .macro	ROR7
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	ror	@6
                                 	.endmacro
                                 .macro	ROR6
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	ror	@5
                                 	.endmacro
                                 .macro	ROR5
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	ror	@4
                                 	.endmacro	
                                 .macro	ROR4
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	ror	@3
                                 	.endmacro
                                 .macro	ROR3
                                 	ror	@0
                                 	ror	@1
                                 	ror	@2
                                 	.endmacro
                                 .macro	ROR2
                                 	ror	@0
                                 	ror	@1
                                 	.endmacro
                                 
                                 .macro	PUSH2
                                 	push	@0
                                 	push	@1
                                 	.endmacro	
                                 .macro	POP2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 
                                 .macro	PUSH3
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	.endmacro	
                                 .macro	POP3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro
                                 	
                                 .macro	PUSH4
                                 	push	@0
                                 	push	@1
                                 	push	@2
                                 	push	@3
                                 	.endmacro	
                                 .macro	POP4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 	
                                 .macro	PUSH5
                                 	pop	@0
                                 	pop	@1
                                 	pop	@2
                                 	pop	@3
                                 	pop	@4
                                 	.endmacro	
                                 .macro	POP5
                                 	pop	@4
                                 	pop	@3
                                 	pop	@2
                                 	pop	@1
                                 	pop	@0
                                 	.endmacro	
                                 
                                 ; --- SRAM operations ---
                                 .macro	INCS4	; sram		; increment SRAM 4-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 	brne	end
                                 	lds	w,@0+3
                                 	inc	w
                                 	sts	@0+3,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS3	; sram		; increment SRAM 3-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 	brne	end
                                 	lds	w,@0+2
                                 	inc	w
                                 	sts	@0+2,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS2	; sram		; increment SRAM 2-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	brne	end
                                 	lds	w,@0+1
                                 	inc	w
                                 	sts	@0+1,w
                                 end:	
                                 	.endmacro
                                 
                                 .macro	INCS	; sram		; increment SRAM 1-byte variable
                                 	lds	w,@0
                                 	inc	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	DECS4	; sram		; decrement SRAM 4-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	lds	u,@0+3
                                 	sbc	u,w
                                 	sts	@0+3,u
                                 	.endmacro
                                 .macro	DECS3	; sram		; decrement SRAM 3-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	lds	u,@0+2
                                 	sbc	u,w
                                 	sts	@0+2,u
                                 	.endmacro
                                 .macro	DECS2	; sram		; decrement SRAM 2-byte variable
                                 	ldi	w,1
                                 	lds	u,@0
                                 	sub	u,w
                                 	sts	@0,u
                                 	clr	w
                                 	lds	u,@0+1
                                 	sbc	u,w
                                 	sts	@0+1,u
                                 	.endmacro
                                 .macro	DECS	; sram		; decrement
                                 	lds	w,@0
                                 	dec	w
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	MOVS4	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	lds	w,@3+1
                                 	sts	@0+3,w	
                                 	.endmacro
                                 .macro	MOVS3	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	lds	w,@1+2
                                 	sts	@0+2,w
                                 	.endmacro
                                 .macro	MOVS2	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	lds	w,@1+1
                                 	sts	@0+1,w
                                 	.endmacro
                                 .macro	MOVS	; addr0,addr1	; [addr0] <-- [addr1]
                                 	lds	w,@1
                                 	sts	@0,w
                                 	.endmacro
                                 
                                 .macro	SEXT	; reg1,reg0	; sign extend
                                 	clr	@0
                                 	sbrc	@1,7
                                 	dec	@0
                                 	.endmacro
                                 
                                 ; =======================================
                                 ;	Jump/Call with constant arguments
                                 ; =======================================
                                 	
                                 ; --- calls with arguments a,b,XYZ ---
                                 .macro	CX	; subroutine,x
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CXY	; subroutine,x,y
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXZ	; subroutine,x,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	zl, low(@2)
                                 	ldi	zh,high(@2)	
                                 	rcall	@0
                                 	.endmacro		
                                 .macro	CXYZ	; subroutine,x,y,z
                                 	ldi	xl, low(@1)
                                 	ldi	xh,high(@1)
                                 	ldi	yl, low(@2)
                                 	ldi	yh,high(@2)
                                 	ldi	zl, low(@3)
                                 	ldi	zh,high(@3)		
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CW	; subroutine,w
                                 	ldi	w, @1
                                 	rcall	@0
                                 	.endmacro
                                 .macro	CA	; subroutine,a
                                 	ldi	a0, @1
                                 	call	@0
                                 	.endmacro
                                 .macro	CAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rcall	@0
                                 	.endmacro
                                 
                                 ; --- jump with arguments w,a,b ---
                                 .macro	JW	; subroutine,w
                                 	ldi	w, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JA	; subroutine,a
                                 	ldi	a0, @1
                                 	rjmp	@0
                                 	.endmacro
                                 .macro	JAB	; subroutine,a,b
                                 	ldi	a0, @1
                                 	ldi	b0, @2
                                 	rjmp	@0
                                 	.endmacro
                                 .list
                                 
                                 
                                 .include "m128def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m128def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega128
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega128
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M128DEF_INC_
                                 #endif  /* _M128DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 	; === definitions ===
                                 .equ	KPDD = DDRD
                                 .equ	KPDO = PORTD
                                 .equ	KPDI = PIND
                                 
                                 .equ	KPD_DELAY = 30	; msec, debouncing keys of keypad
                                 
                                 .def	wr0 = r2		; detected row in hex
                                 .def	wr1 = r1		; detected column in hex
                                 .def	mask = r14		; row mask indicating which row has been detected in bin
                                 .def	wr2 = r15		; semaphore: must enter LCD display routine, unary: 0 or other
                                 
                                 	; === interrupt vector table ===
                                 .org 0
000000 940c 0711                 	jmp reset
000002 940c 0022                 	jmp	isr_ext_int0	; external interrupt INT0
000004 940c 0027                 	jmp	isr_ext_int1	; external interrupt INT1
000006 940c 002c                 	jmp isr_ext_int2
000008 940c 0031                 	jmp isr_ext_int3
                                 
                                 .org OVF0addr
000020 940c 0110                 	jmp overflow0
                                 
                                 	; === interrupt service routines ===
                                 
                                 isr_ext_int0:
000022 e001
000023 2e10                      	_LDI	wr1, 0x01		; detect row 1
000024 e001
000025 2ee0                      	_LDI	mask, 0b00000001
000026 c00f                      	rjmp	column_detect
                                 
                                 isr_ext_int1:
000027 e002
000028 2e10                      	_LDI	wr1, 0x02		; detect row 2
000029 e002
00002a 2ee0                      	_LDI	mask, 0b00000010
00002b c00a                      	rjmp	column_detect
                                 
                                 isr_ext_int2:		
00002c e004
00002d 2e10                      	_LDI	wr1, 0x04		; detect row 3 (LSB 0100)
00002e e004
00002f 2ee0                      	_LDI	mask, 0b00000100
000030 c005                      	rjmp	column_detect
                                 
                                 isr_ext_int3:
000031 e008
000032 2e10                      	_LDI	wr1, 0x08		; detect row 4 (LSB 1000)
000033 e008
000034 2ee0                      	_LDI	mask, 0b00001000
000035 c000                      	rjmp	column_detect
                                 
                                 
                                 column_detect:
000036 ef0f
000037 bb02                          OUTI    KPDO,0xff       ; bit4-7 driven high
                                 col7: ; X2: 369#
000038 e10e
000039 2e30
00003a e001
00003b 930f
00003c 923f
00003d e300
00003e 2e30
00003f e006
000040 943a
000041 f7f1
000042 943a
000043 950a
000044 f7d9
000045 903f
000046 910f
000047 943a
000048 f791
000049 950a
00004a f781                      	WAIT_MS KPD_DELAY
00004b e70f
00004c bb02                      	OUTI KPDO,0x7f ; check column 7
00004d e10e
00004e 2e30
00004f e001
000050 930f
000051 923f
000052 e300
000053 2e30
000054 e006
000055 943a
000056 f7f1
000057 943a
000058 950a
000059 f7d9
00005a 903f
00005b 910f
00005c 943a
00005d f791
00005e 950a
00005f f781                      	WAIT_MS KPD_DELAY
000060 b300                      	in w,KPDI
000061 210e                      	and w,mask
000062 2300                      	tst w
000063 f419                      	brne col6
000064 e400
000065 2e20                      	_LDI wr0,0x40 ; (MSB 0100)
000066 c08c                      	rjmp isr_return
                                 
                                 col6: ; X1: ABCD
000067 e10e
000068 2e30
000069 e001
00006a 930f
00006b 923f
00006c e300
00006d 2e30
00006e e006
00006f 943a
000070 f7f1
000071 943a
000072 950a
000073 f7d9
000074 903f
000075 910f
000076 943a
000077 f791
000078 950a
000079 f781                      	WAIT_MS KPD_DELAY
00007a eb0f
00007b bb02                      	OUTI KPDO,0xbf ; check column 6
00007c e10e
00007d 2e30
00007e e001
00007f 930f
000080 923f
000081 e300
000082 2e30
000083 e006
000084 943a
000085 f7f1
000086 943a
000087 950a
000088 f7d9
000089 903f
00008a 910f
00008b 943a
00008c f791
00008d 950a
00008e f781                      	WAIT_MS KPD_DELAY
00008f b300                      	in w,KPDI
000090 210e                      	and w,mask
000091 2300                      	tst w
000092 f419                      	brne col5
000093 e800
000094 2e20                      	_LDI wr0,0x80 ; (MSB 1000)
000095 c05d                      	rjmp isr_return
                                 
                                 col5: ; X3: 2580
000096 e10e
000097 2e30
000098 e001
000099 930f
00009a 923f
00009b e300
00009c 2e30
00009d e006
00009e 943a
00009f f7f1
0000a0 943a
0000a1 950a
0000a2 f7d9
0000a3 903f
0000a4 910f
0000a5 943a
0000a6 f791
0000a7 950a
0000a8 f781                      	WAIT_MS KPD_DELAY
0000a9 ed0f
0000aa bb02                      	OUTI KPDO,0xdf ; check column 5
0000ab e10e
0000ac 2e30
0000ad e001
0000ae 930f
0000af 923f
0000b0 e300
0000b1 2e30
0000b2 e006
0000b3 943a
0000b4 f7f1
0000b5 943a
0000b6 950a
0000b7 f7d9
0000b8 903f
0000b9 910f
0000ba 943a
0000bb f791
0000bc 950a
0000bd f781                      	WAIT_MS KPD_DELAY
0000be b300                      	in w,KPDI
0000bf 210e                      	and w,mask
0000c0 2300                      	tst w
0000c1 f419                      	brne col4
0000c2 e200
0000c3 2e20                      	_LDI wr0,0x20
0000c4 c02e                      	rjmp isr_return
                                 
                                 col4: ; X4: 147*
0000c5 e10e
0000c6 2e30
0000c7 e001
0000c8 930f
0000c9 923f
0000ca e300
0000cb 2e30
0000cc e006
0000cd 943a
0000ce f7f1
0000cf 943a
0000d0 950a
0000d1 f7d9
0000d2 903f
0000d3 910f
0000d4 943a
0000d5 f791
0000d6 950a
0000d7 f781                      	WAIT_MS KPD_DELAY
0000d8 ee0f
0000d9 bb02                      	OUTI KPDO,0xef ; check column 4
0000da e10e
0000db 2e30
0000dc e001
0000dd 930f
0000de 923f
0000df e300
0000e0 2e30
0000e1 e006
0000e2 943a
0000e3 f7f1
0000e4 943a
0000e5 950a
0000e6 f7d9
0000e7 903f
0000e8 910f
0000e9 943a
0000ea f791
0000eb 950a
0000ec f781                      	WAIT_MS KPD_DELAY
0000ed b300                      	in w,KPDI
0000ee 210e                      	and w,mask
0000ef 2300                      	tst w
0000f0 f411                      	brne isr_return
0000f1 e100
0000f2 2e20                      	_LDI wr0,0x10
                                  
                                 isr_return:
0000f3 e01a                      	ldi _w,10 ; sound feedback of key pressed acknowledge
                                 beep01:    
0000f4 ef0f
0000f5 2ef0                          _LDI    wr2,0xff
0000f6 e525                      	ldi a0, re2
0000f7 e16e                      	ldi b0, 30 ; 2.5ms*30=75ms
0000f8 940e 063a                 	call sound
0000fa ec08
0000fb 2e30
0000fc e001
0000fd 930f
0000fe 923f
0000ff e300
000100 2e30
000101 e006
000102 943a
000103 f7f1
000104 943a
000105 950a
000106 f7d9
000107 903f
000108 910f
000109 943a
00010a f791
00010b 950a
00010c f781                      	WAIT_MS 200
00010d e00f
00010e bb02                      	OUTI	KPDO,0x0f
00010f 9518                          reti
                                 
                                 overflow0:
000110 e000
000111 bf03                      	OUTI TCCR0, 0
000112 9518                      	reti
                                 
                                 .include "kpd4x4bis.asm"
                                 
                                 ; === initialization and configuration ===
                                 
                                 reset_kpd:	
000113 ef00
000114 bb01                      	OUTI	KPDD,0xf0		; bit0-3 pull-up and bits4-7 driven low
000115 e00f
000116 bb02                      	OUTI	KPDO,0x0f		;>(needs the two lines)
000117 ef0f
000118 bb07                      	OUTI	DDRB,0xff		; turn on LEDs
000119 e00f
00011a bf09                      	OUTI	EIMSK,0x0f		; enable INT0-INT3
00011b e000
00011c bf0a                      	OUTI	EICRB,0b0		;>at low level
                                 	
                                 
00011d 2422                      	clr		wr0
00011e 2411                      	clr		wr1
00011f 24ff                      	clr		wr2
                                 
000120 2733                      	clr		a1				
000121 2744                      	clr		a2
000122 2755                      	clr		a3
000123 2777                      	clr		b1
000124 2788                      	clr		b2
000125 2799                      	clr		b3
                                 
000126 9478                      	sei
000127 940c 0129                 	jmp	main_kpd				; not useful in this case, kept for modularity
                                 
                                 	; === main program ===
                                 main_kpd:
                                 
000129 20ff                      	tst		wr2				; check flag/semaphore
00012a f3f1                      	breq	main_kpd			; branch to main as long as no key pressed
00012b 24ff                      	clr		wr2				; clear wr2 to avoid detecting key pressed once back at beginning of main
                                 
00012c 2722                      	clr		a0
00012d 0d21                      	add		a0, wr1			; col
00012e 0d22                      	add		a0, wr0			; row
00012f 2766                      	clr b0 ; used to compute offset to LUT
                                 	; offset due to low nibble (row)
000130 2e82                      	mov c0, a0
                                 
000131 fd21                      	sbrc a0, 1
000132 5f6c                      	subi b0, -4
000133 fd22                      	sbrc a0, 2
000134 5f68                      	subi b0, -8
000135 fd23                      	sbrc a0, 3
000136 5f64                      	subi b0, -12
                                 	; offset due to high nibble (col)
000137 fd25                      	sbrc a0, 5
000138 5f6f                      	subi b0, -1
000139 fd26                      	sbrc a0, 6
00013a 5f6e                      	subi b0, -2
00013b fd27                      	sbrc a0, 7
00013c 5f6d                      	subi b0, -3
                                 
00013d 2fe6                      	mov zl, b0
00013e 27ff                      	clr zh
00013f 5ee2                      	subi zl, low(-2*KeySet01)
000140 4ffc                      	sbci zh, high(-2*KeySet01)
000141 95c8                      	lpm
000142 2d60                      	mov b0, r0
000143 9508                      	ret
                                 .include "lcd.asm"
                                 
                                 ; purpose  LCD HD44780U library
                                 ; ATmega 128 and Atmel Studio 7.0 compliant
                                 
                                 ; === definitions ===
                                 .equ	LCD_IR	= 0x8000	; address LCD instruction reg
                                 .equ	LCD_DR	= 0xc000	; address LCD data register
                                 
                                 ; === subroutines ===
                                 LCD_wr_ir:
                                 ; in	w (byte to write to LCD IR)
000144 9030 8000                 	lds	u, LCD_IR		; read IR to check busy flag  (bit7)
000146 fc37
000147 cffc                      	JB1	u,7,LCD_wr_ir	; Jump if Bit=1 (still busy)
000148 d003                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000149 9300 8000                 	sts	LCD_IR, w		; store w in IR
00014b 9508                      	ret
                                 	
                                 lcd_4us:
00014c d000                      	rcall	lcd_2us		; recursive call		
                                 lcd_2us:
00014d 0000                      	nop					; rcall(3) + nop(1) + ret(4) = 8 cycles (2us)
00014e 9508                      	ret
                                 
                                 LCD:
                                 LCD_putc:
00014f 302d
000150 f179                      	JK	a0,CR,LCD_cr	; Jump if a0=CR
000151 302a
000152 f1b9                      	JK	a0,LF,LCD_lf	; Jump if a0=LF
                                 LCD_wr_dr:
                                 ; in	a0 (byte to write to LCD DR)
000153 9100 8000                 	lds	w, LCD_IR		; read IR to check busy flag  (bit7)
000155 fd07
000156 cffc                      	JB1	w,7,LCD_wr_dr	; Jump if Bit=1 (still busy)
000157 dff4                      	rcall	lcd_4us		; delay to increment DRAM addr counter
000158 9320 c000                 	sts	LCD_DR, a0		; store a0 in DR
00015a 9508                      	ret	
                                 	
00015b e001
00015c cfe7                      LCD_clear:		JW	LCD_wr_ir, 0b00000001		; clear display
00015d e002
00015e cfe5                      LCD_home:		JW	LCD_wr_ir, 0b00000010		; return home
00015f e100
000160 cfe3                      LCD_cursor_left:	JW	LCD_wr_ir, 0b00010000	; move cursor to left
000161 e104
000162 cfe1                      LCD_cursor_right:	JW	LCD_wr_ir, 0b00010100	; move cursor to right
000163 e108
000164 cfdf                      LCD_display_left:	JW	LCD_wr_ir, 0b00011000	; shifts display to left
000165 e10c
000166 cfdd                      LCD_display_right:	JW	LCD_wr_ir, 0b00011100	; shifts display to right
000167 e00d
000168 cfdb                      LCD_blink_on:		JW	LCD_wr_ir, 0b00001101	; Display=1,Cursor=0,Blink=1
000169 e00c
00016a cfd9                      LCD_blink_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016b e00e
00016c cfd7                      LCD_cursor_on:		JW	LCD_wr_ir, 0b00001110	; Display=1,Cursor=1,Blink=0
00016d e00c
00016e cfd5                      LCD_cursor_off:		JW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0
00016f e00f
000170 cfd3                      LCD_cursorblink: 	JW	LCD_wr_ir, 0b00001111	; Display=1,Cursor=1,Blink=1	
                                 LCD_init:
000171 b705                      	in	w,MCUCR					; enable access to ext. SRAM
000172 6c00                      	sbr	w,(1<<SRE)+(1<<SRW10)
000173 bf05                      	out	MCUCR,w
000174 e001
000175 dfce                      	CW	LCD_wr_ir, 0b00000001	; clear display
000176 e006
000177 dfcc                      	CW	LCD_wr_ir, 0b00000110	; entry mode set (Inc=1, Shift=0)
000178 e00c
000179 dfca                      	CW	LCD_wr_ir, 0b00001100	; Display=1,Cursor=0,Blink=0	
00017a e308
00017b dfc8                      	CW	LCD_wr_ir, 0b00111000	; 8bits=1, 2lines=1, 5x8dots=0
00017c 9508                      	ret
                                 
                                 LCD_pos:
                                 ; in	a0 = position (0x00..0x0f first line, 0x40..0x4f second line)
00017d 2f02                      	mov	w,a0
00017e 6800                      	ori	w,0b10000000
00017f cfc4                      	rjmp	LCD_wr_ir
                                 
                                 LCD_cr:
                                 ; moving the cursor to the beginning of the line (carriage return)
000180 9100 8000                 	lds	w, LCD_IR			; read IR to check busy flag  (bit7)
000182 fd07
000183 cffc                      	JB1	w,7,LCD_cr			; Jump if Bit=1 (still busy)
000184 7400                      	andi	w,0b01000000	; keep bit6 (begin of line 1/2)
000185 6800                      	ori	w,0b10000000		; write address command
000186 dfc5                      	rcall	lcd_4us			; delay to increment DRAM addr counter
000187 9300 8000                 	sts	LCD_IR,w			; store in IR
000189 9508                      	ret
                                 
                                 LCD_lf:
                                 ; moving the cursor to the beginning of the line 2 (line feed)
00018a 932f                      	push	a0				; safeguard a0
00018b e420                      	ldi	a0,$40				; load position $40 (begin of line 2)
00018c dff0                      	rcall	LCD_pos			; set cursor position
00018d 912f                      	pop	a0					; restore a0
                                 .include "string.asm"
00018e 9508                      
                                 ; AssemblerApplication1.asm
                                 ;
                                 ; Created: 30/04/2024 10:34:37
                                 ; Author : renuka
                                 ; File containing all strings to 
                                 ; print on LCD screen
                                 
                                 
                                 .cseg
                                 ;.org 
                                 ; Keypad LUT
                                 KeySet01:
00018f 3231
000190 4133
000191 3534
000192 4236
000193 3837
000194 4339
000195 302a
000196 4423
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(14): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000197 0000                      .db "123A456B789C*0#D", 0 
                                 
                                 ; Menu of game
                                 str0:
000198 3d3d
000199 573d
00019a 4c45
00019b 4f43
00019c 454d
00019d 5420
00019e 3d4f
00019f 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(18): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a0 0000                      .db "===WELCOME TO===", 0
                                 str1:
0001a1 3d3d
0001a2 3d3d
0001a3 434d
0001a4 2055
0001a5 4150
0001a6 5452
0001a7 3d59
0001a8 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(20): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001a9 0000                      .db "====MCU PARTY===", 0
                                 str2:
0001aa 2e41
0001ab 5020
0001ac 414c
0001ad 2059
0001ae 4147
0001af 454d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(22): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b0 0000                      .db "A. PLAY GAME", 0
                                 str3:
0001b1 2e42
0001b2 4f20
0001b3 4550
0001b4 204e
0001b5 4153
0001b6 4546
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(24): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001b7 0000                      .db "B. OPEN SAFE", 0
                                 
                                 ; general
                                 strwelcome:
0001b8 5720
0001b9 6c65
0001ba 6f63
0001bb 656d
0001bc 7420
0001bd 206f
0001be 6874
0001bf 2065
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(28): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c0 0000                      .db " Welcome to the ",0
                                 
                                 strivia:
0001c1 7420
0001c2 6972
0001c3 6976
0001c4 2061
0001c5 6167
0001c6 656d
0001c7 3a20
0001c8 2029
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(31): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001c9 0000                      .db " trivia game :) ",0
                                 
                                 strlava:
0001ca 6f62
0001cb 7261
0001cc 2064
0001cd 7369
0001ce 6c20
0001cf 7661
0001d0 2061
0001d1 293a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(34): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001d2 0000                      .db "board is lava :)",0
                                 
                                 strdance:
0001d3 656b
0001d4 7079
0001d5 6461
0001d6 6420
0001d7 6e61
0001d8 6563
0001d9 3a20
0001da 0029                      .db "keypad dance :)",0
                                 
                                 strcorrect:
0001db 3d3d
0001dc 3d3d
0001dd 6f43
0001de 7272
0001df 6365
0001e0 2174
0001e1 3d3d
0001e2 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(40): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001e3 0000                      .db "====Correct!====",0
                                 
                                 strfalse:
0001e4 3d3d
0001e5 3d3d
0001e6 463d
0001e7 6c61
0001e8 6573
0001e9 3d21
0001ea 3d3d
0001eb 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(43): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001ec 0000                      .db "=====False!=====",0
                                 
                                 strivia2:
0001ed 6e41
0001ee 7773
0001ef 7265
0001f0 3520
0001f1 312f
0001f2 2030
0001f3 6f63
0001f4 002d                      .db "Answer 5/10 co-",0
                                 
                                 strivia3:
0001f5 7272
0001f6 6365
0001f7 6c74
0001f8 2079
0001f9 6f74
0001fa 7720
0001fb 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(49): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0001fc 0000                      .db "rrectly to win",0
                                 
                                 strlava2:
0001fd 6957
0001fe 206e
0001ff 2f32
000200 2033
000201 6f74
000202 7720
000203 6e69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(52): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000204 0000                      .db "Win 2/3 to win",0
                                 
                                 strclue1a:
000205 2020
000206 2020
000207 7331
000208 2074
000209 6c63
00020a 6575
00020b 203a
00020c 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(55): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00020d 0000                      .db "    1st clue:   ",0
                                 
                                 strclue1b:
00020e 2020
00020f 5320
000210 4f4e
000211 2057
000212 4857
000213 5449
000214 2045
000215 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(58): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000216 0000                      .db "   SNOW WHITE   ",0
                                 
                                 clue1answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(61): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000217 0014                      .db $14 ;7
                                 
                                 strclue2a:
000218 2020
000219 2020
00021a 6e32
00021b 2064
00021c 6c63
00021d 6575
00021e 203a
00021f 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(64): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000220 0000                      .db "    2nd clue:   ",0
                                 
                                 strclue2b:
000221 2020
000222 4d20
000223 7375
000224 656b
000225 6574
000226 7265
000227 2073
000228 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(67): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000229 0000                      .db "   Musketeers   ",0
                                 
                                 clue2answer:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(70): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00022a 0041                      .db $41 ;3
                                 
                                 strclue3:
00022b 7233
00022c 2064
00022d 6c63
00022e 6575
00022f 203a
000230 3228
000231 6964
000232 2967
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(73): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000233 0000                      .db "3rd clue: (2dig)",0
                                 
                                 strclue3b:
000234 614b
000235 6e74
000236 7369
000237 2073
000238 7645
000239 7265
00023a 6564
00023b 6e65
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(76): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023c 0000                      .db "Katniss Everdeen",0
                                 
                                 clue3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(79): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023d 0011                      .db $11 ;1
                                 
                                 clue3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(82): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00023e 0021                      .db $21 ;2
                                 
                                 strwin1:
00023f 4f43
000240 474e
000241 4152
000242 5554
000243 414c
000244 4954
000245 4e4f
000246 0053                      .db "CONGRATULATIONS",0
                                 
                                 strwin2:
000247 3d3d
000248 3d3d
000249 593d
00024a 554f
00024b 5720
00024c 4e49
00024d 3d3d
00024e 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(88): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00024f 0000                      .db "=====YOU WIN====",0
                                 
                                 strlose1:
000250 3d3d
000251 3d3d
000252 4f59
000253 2055
000254 4f4c
000255 4553
000256 3d3d
000257 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(91): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000258 0000                      .db "====YOU LOSE====",0
                                 
                                 strlose2:
000259 3d3d
00025a 3d3d
00025b 5254
00025c 2059
00025d 4741
00025e 4941
00025f 3d4e
000260 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(94): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000261 0000                      .db "====TRY AGAIN===",0
                                 
                                 ; Choose games
                                 strgame1:
000262 2e41
000263 5420
000264 4952
000265 4956
000266 2041
000267 5551
000268 5a49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(98): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000269 0000                      .db "A. TRIVIA QUIZ", 0
                                 strgame2:
00026a 2e42
00026b 4c20
00026c 5641
00026d 2041
00026e 4f42
00026f 5241
000270 0044                      .db "B. LAVA BOARD", 0
                                 strgame3:
000271 2e43
000272 4b20
000273 5945
000274 4150
000275 2044
000276 4144
000277 434e
000278 0045                      .db "C. KEYPAD DANCE",0
                                 
                                 ; Open safe
                                 str6:
000279 4e45
00027a 4554
00027b 2052
00027c 4150
00027d 5353
00027e 4f43
00027f 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(106): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000280 0000                      .db "ENTER PASSCODE", 0
                                 
                                 strpasscorr:
000281 4f43
000282 5252
000283 4345
000284 2054
000285 4150
000286 5353
000287 4f43
000288 4544
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(109): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000289 0000                      .db "CORRECT PASSCODE",0
                                 
                                 strpassincorr:
00028a 3d3d
00028b 3d3d
00028c 4e49
00028d 4f43
00028e 5252
00028f 4345
000290 3d54
000291 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(112): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000292 0000                      .db "====INCORRECT===", 0
                                 
                                 strpassincorrbis:
000293 3d3d
000294 3d3d
000295 4150
000296 5353
000297 4f43
000298 4544
000299 3d3d
00029a 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(115): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00029b 0000                      .db "====PASSCODE====",0
                                 
                                 str8:
00029c 4f43
00029d 474e
00029e 4152
00029f 5554
0002a0 414c
0002a1 4954
0002a2 4e4f
0002a3 2c53
0002a4 0020                      .db "CONGRATULATIONS, ", 0
                                 str9:
0002a5 4f59
0002a6 2055
0002a7 4957
0002a8 204e
0002a9 4854
0002aa 5349
0002ab 4720
0002ac 4d41
0002ad 2045
0002ae 0021                      .db "YOU WIN THIS GAME !", 0
                                 str10:
0002af 2020
0002b0 5420
0002b1 4148
0002b2 4b4e
0002b3 2053
0002b4 4f46
0002b5 2052
0002b6 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(122): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002b7 0000                      .db "   THANKS FOR   ", 0
                                 str11:
0002b8 2020
0002b9 5020
0002ba 414c
0002bb 4959
0002bc 474e
0002bd 2021
0002be 443a
0002bf 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(124): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002c0 0000                      .db "   PLAYING! :D  ", 0
                                 
                                 ; Quiz trivia
                                 ; Question 1
                                 striviaQ1:
0002c1 6857
0002c2 206f
0002c3 7277
0002c4 746f
0002c5 2065
0002c6 6874
0002c7 0065                      .db "Who wrote the", 0
                                 striviaQ12:
0002c8 6f73
0002c9 676e
0002ca 2720
0002cb 6874
0002cc 6972
0002cd 6c6c
0002ce 7265
0002cf 3f27
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(131): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d0 0000                      .db "song 'thriller'?", 0
                                 strivia1A:
0002d1 2e41
0002d2 5020
0002d3 414c
0002d4 4259
0002d5 494f
0002d6 4320
0002d7 5241
0002d8 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(133): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002d9 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia1B:
0002da 2e42
0002db 5420
0002dc 4152
0002dd 5943
0002de 4320
0002df 4148
0002e0 4d50
0002e1 4e41
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(135): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e2 0000                      .db "B. TRACY CHAPMAN", 0
                                 strivia1C:
0002e3 2e43
0002e4 4120
0002e5 202e
0002e6 4353
0002e7 4d48
0002e8 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(137): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002e9 0000                      .db "C. A. SCHMID", 0
                                 strivia1D:
0002ea 2e44
0002eb 4d20
0002ec 202e
0002ed 414a
0002ee 4b43
0002ef 4f53
0002f0 004e                      .db "D. M. JACKSON", 0
                                 answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(141): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0002f1 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 2
                                 striviaQ2:
0002f2 6857
0002f3 206f
0002f4 6c70
0002f5 7961
0002f6 0073                      .db "Who plays", 0
                                 striviaQ22:
0002f7 6548
0002f8 6d72
0002f9 6f69
0002fa 656e
0002fb 003f                      .db "Hermione?", 0
                                 strivia2A:
0002fc 2e41
0002fd 4520
0002fe 4d4d
0002ff 2041
000300 4157
000301 5354
000302 4e4f
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(149): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000303 0000                      .db "A. EMMA WATSON", 0
                                 strivia2B:
000304 2e42
000305 4520
000306 4d4d
000307 2041
000308 5453
000309 4e4f
00030a 0045                      .db "B. EMMA STONE", 0
                                 strivia2C:
00030b 2e43
00030c 5020
00030d 414c
00030e 4259
00030f 494f
000310 4320
000311 5241
000312 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(153): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000313 0000                      .db "C. PLAYBOI CARTI", 0
                                 strivia2D:
000314 2e44
000315 5a20
000316 454f
000317 5320
000318 4c41
000319 4144
00031a 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(155): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031b 0000                      .db "D. ZOE SALDANA", 0
                                 answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(157): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00031c 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 3
                                 striviaQ3:
00031d 6857
00031e 6369
00031f 2068
000320 6162
000321 646e
000322 7720
000323 6f72
000324 6574
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(161): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000325 0000                      .db "Which band wrote", 0
                                 striviaQ32:
000326 6827
000327 7965
000328 7920
000329 756f
00032a 2027
00032b 003f                      .db "'hey you' ?", 0
                                 strivia3A:
00032c 2e41
00032d 5020
00032e 414c
00032f 4259
000330 494f
000331 4320
000332 5241
000333 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(165): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000334 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia3B:
000335 2e42
000336 4c20
000337 4445
000338 5a20
000339 5045
00033a 4c50
00033b 4e49
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(167): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00033c 0000                      .db "B. LED ZEPPLIN", 0
                                 strivia3C:
00033d 2e43
00033e 4a20
00033f 554f
000340 4e52
000341 5945
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(169): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000342 0000                      .db "C. JOURNEY", 0
                                 strivia3D:
000343 2e44
000344 5020
000345 4e49
000346 204b
000347 4c46
000348 594f
000349 0044                      .db "D. PINK FLOYD", 0
                                 answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(173): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00034a 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 4
                                 striviaQ4:
00034b 6857
00034c 206f
00034d 7277
00034e 746f
00034f 2065
000350 4127
000351 7269
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(177): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000352 0000                      .db "Who wrote 'Air", 0
                                 striviaQ42:
000353 6e6f
000354 4720
000355 7320
000356 7274
000357 6e69
000358 2767
000359 003f                      .db "on G string'?", 0
                                 strivia4A:
00035a 2e41
00035b 5020
00035c 414c
00035d 4259
00035e 494f
00035f 4320
000360 5241
000361 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(181): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000362 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia4B:
000363 2e42
000364 4220
000365 4545
000366 4854
000367 564f
000368 4e45
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(183): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000369 0000                      .db "B. BEETHOVEN", 0
                                 strivia4C:
00036a 2e43
00036b 5320
00036c 4843
00036d 4255
00036e 5245
00036f 0054                      .db "C. SCHUBERT", 0
                                 strivia4D:
000370 2e44
000371 4a20
000372 532e
000373 202e
000374 4142
000375 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(187): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000376 0000                      .db "D. J.S. BACH", 0
                                 answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(189): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000377 0088                      .db 0x88 ; 0xef
                                 
                                 ; Question 5
                                 striviaQ5:
000378 6857
000379 206f
00037a 6574
00037b 6361
00037c 6568
00037d 0073                      .db "Who teaches", 0
                                 striviaQ52:
00037e 434d
00037f 2055
000380 6562
000381 7473
000382 003f                      .db "MCU best?", 0
                                 strivia5A:
000383 2e41
000384 5020
000385 414c
000386 4259
000387 494f
000388 4320
000389 5241
00038a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(197): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00038b 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia5B:
00038c 2e42
00038d 4120
00038e 202e
00038f 4353
000390 4d48
000391 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(199): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000392 0000                      .db "B. A. SCHMID", 0
                                 strivia5C:
000393 2e43
000394 4d20
000395 202e
000396 4c41
000397 0049                      .db "C. M. ALI", 0
                                 strivia5D:
000398 2e44
000399 4320
00039a 2052
00039b 0037                      .db "D. CR 7", 0
                                 answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(205): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00039c 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 6
                                 striviaQ6:
00039d 6857
00039e 206f
00039f 6f77
0003a0 206e
0003a1 6874
0003a2 2065
0003a3 3032
0003a4 3232
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(209): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003a5 0000                      .db "Who won the 2022", 0
                                 striviaQ62:
0003a6 4946
0003a7 4146
0003a8 5720
0003a9 726f
0003aa 646c
0003ab 4320
0003ac 7075
0003ad 003f                      .db "FIFA World Cup?", 0
                                 strivia6A:
0003ae 2e41
0003af 5020
0003b0 414c
0003b1 4259
0003b2 494f
0003b3 4320
0003b4 5241
0003b5 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(213): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003b6 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia6B:
0003b7 2e42
0003b8 5320
0003b9 4957
0003ba 5a54
0003bb 5245
0003bc 414c
0003bd 444e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(215): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003be 0000                      .db "B. SWITZERLAND", 0
                                 strivia6C:
0003bf 2e43
0003c0 4120
0003c1 4752
0003c2 4e45
0003c3 4954
0003c4 414e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(217): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003c5 0000                      .db "C. ARGENTINA", 0
                                 strivia6D:
0003c6 2e44
0003c7 4620
0003c8 4152
0003c9 434e
0003ca 0045                      .db "D. FRANCE", 0
                                 answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(221): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003cb 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 7
                                 striviaQ7:
0003cc 6857
0003cd 6369
0003ce 2068
0003cf 6964
0003d0 6873
0003d1 6920
0003d2 0073                      .db "Which dish is", 0
                                 striviaQ72:
0003d3 6f6e
0003d4 2074
0003d5 7773
0003d6 7369
0003d7 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(227): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003d8 0000                      .db "not swiss?", 0
                                 strivia7A:
0003d9 2e41
0003da 5020
0003db 414c
0003dc 4259
0003dd 494f
0003de 4320
0003df 5241
0003e0 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(229): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003e1 0000                      .db "A. PLAYBOI CARTI", 0
                                 strivia7B:
0003e2 2e42
0003e3 5220
0003e4 4341
0003e5 454c
0003e6 5454
0003e7 0045                      .db "B. RACLETTE", 0
                                 strivia7C:
0003e8 2e43
0003e9 4620
0003ea 4e4f
0003eb 5544
0003ec 0045                      .db "C. FONDUE", 0
                                 strivia7D:
0003ed 2e44
0003ee 5220
0003ef 454f
0003f0 5453
0003f1 0049                      .db "D. ROESTI", 0
                                 answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(237): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003f2 0081                      .db 0x81 ; 0xfd
                                 
                                 ; Question 8
                                 striviaQ8:
0003f3 6857
0003f4 7461
0003f5 7327
0003f6 7420
0003f7 6568
0003f8 6320
0003f9 7061
0003fa 2d69
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(241): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0003fb 0000                      .db "What's the capi-", 0
                                 striviaQ82:
0003fc 6174
0003fd 206c
0003fe 666f
0003ff 4c20
000400 6f61
000401 3f73
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(243): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000402 0000                      .db "tal of Laos?", 0
                                 strivia8A:
000403 2e41
000404 4c20
000405 4f41
000406 0053                      .db "A. LAOS", 0
                                 strivia8B:
000407 2e42
000408 5620
000409 4549
00040a 544e
00040b 4149
00040c 454e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(247): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00040d 0000                      .db "B. VIENTIANE", 0
                                 strivia8C:
00040e 2e43
00040f 5620
000410 4e45
000411 4349
000412 0045                      .db "C. VENICE", 0
                                 strivia8D:
000413 2e44
000414 5020
000415 414c
000416 4259
000417 494f
000418 4320
000419 5241
00041a 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(251): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00041b 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(253): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00041c 0082                      .db 0x82 ; 0xfb
                                 
                                 ; Question 9
                                 striviaQ9:
00041d 6857
00041e 7461
00041f 7327
000420 7420
000421 6568
000422 6220
000423 7365
000424 0074                      .db "What's the best", 0
                                 striviaQ92:
000425 6573
000426 7463
000427 6f69
000428 206e
000429 7461
00042a 4520
00042b 4650
00042c 3f4c
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(259): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00042d 0000                      .db "section at EPFL?", 0
                                 strivia9A:
00042e 2e41
00042f 4c20
000430 4649
000431 2045
000432 4353
000433 4549
000434 434e
000435 5345
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(261): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000436 0000                      .db "A. LIFE SCIENCES", 0
                                 strivia9B:
000437 2e42
000438 4d20
000439 4349
00043a 4f52
00043b 4554
00043c 4843
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(263): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00043d 0000                      .db "B. MICROTECH", 0
                                 strivia9C:
00043e 2e43
00043f 4520
000440 454c
000441 0043                      .db "C. ELEC", 0
                                 strivia9D:
000442 2e44
000443 5020
000444 414c
000445 4259
000446 494f
000447 4320
000448 5241
000449 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(267): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044a 0000                      .db "D. PLAYBOI CARTI", 0
                                 answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(269): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00044b 0084                      .db 0x84 ; 0xf7
                                 
                                 ; Question 10
                                 striviaQ10:
00044c 6857
00044d 206f
00044e 7277
00044f 746f
000450 2065
000451 6874
000452 0065                      .db "Who wrote the", 0
                                 striviaQ102:
000453 6f73
000454 676e
000455 2720
000456 6b73
000457 2779
000458 003f                      .db "song 'sky'?", 0
                                 strivia10A:
000459 2e41
00045a 4b20
00045b 4e41
00045c 4559
00045d 5720
00045e 5345
00045f 0054                      .db "A. KANYE WEST", 0
                                 strivia10B:
000460 2e42
000461 5020
000462 414c
000463 4259
000464 494f
000465 4320
000466 5241
000467 4954
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(279): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000468 0000                      .db "B. PLAYBOI CARTI", 0
                                 strivia10C:
000469 2e43
00046a 4120
00046b 202e
00046c 4353
00046d 4d48
00046e 4449
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(281): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00046f 0000                      .db "C. A. SCHMID", 0
                                 strivia10D:
000470 2e44
000471 5420
000472 5941
000473 4f4c
000474 2052
000475 5753
000476 4649
000477 0054                      .db "D. TAYLOR SWIFT", 0
                                 answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(285): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000478 0082                      .db 0x82 ; 0xfb
                                 
                                 ; THE BOARD IS LAVA
                                 strlava3:
000479 4120
00047a 6464
00047b 3020
00047c 352e
00047d 2043
00047e 6e69
00047f 3820
000480 2073
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(289): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000481 0000                      .db " Add 0.5C in 8s ",0
                                 
                                 strlava4:
000482 6441
000483 2064
000484 2e30
000485 2d35
000486 4331
000487 6920
000488 206e
000489 7338
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(292): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00048a 0000                      .db "Add 0.5-1C in 8s",0
                                 
                                 strlava5:
00048b 2020
00048c 6441
00048d 2064
00048e 4331
00048f 6920
000490 206e
000491 7338
000492 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(295): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000493 0000                      .db "  Add 1C in 8s  ",0
                                 
                                 strlavawin1:
000494 3d3d
000495 3d3d
000496 4f59
000497 2055
000498 4957
000499 214e
00049a 3d3d
00049b 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(298): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
00049c 0000                      .db "====YOU WIN!====",0
                                 
                                 strlavawin2:
00049d 4f43
00049e 474e
00049f 4152
0004a0 5554
0004a1 414c
0004a2 4954
0004a3 4e4f
0004a4 2153
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(301): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004a5 0000                      .db "CONGRATULATIONS!",0
                                 
                                 strlavalost:
0004a6 4920
0004a7 2774
0004a8 2073
0004a9 7266
0004aa 6565
0004ab 697a
0004ac 676e
0004ad 2021
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(304): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ae 0000                      .db " It's freezing! ",0
                                 
                                 strlavahot:
0004af 2032
0004b0 6f68
0004b1 2074
0004b2 6f74
0004b3 6820
0004b4 6e61
0004b5 6c64
0004b6 2165
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(307): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004b7 0000                      .db "2 hot to handle!",0
                                 
                                 ; DANCE
                                 strdance2:
0004b8 6f43
0004b9 656d
0004ba 6420
0004bb 6e61
0004bc 6563
0004bd 202c
0004be 6f6e
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(311): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004bf 0000                      .db "Come dance, no",0
                                 
                                 strdance3:
0004c0 7265
0004c1 6f72
0004c2 7372
0004c3 6120
0004c4 6c6c
0004c5 776f
0004c6 6465
0004c7 0021                      .db "errors allowed!",0
                                 
                                 strdance4:
0004c8 3d3d
0004c9 523d
0004ca 7065
0004cb 6165
0004cc 2074
0004cd 6874
0004ce 3d65
0004cf 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(317): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004d0 0000                      .db "===Repeat the===",0
                                 
                                 strdance5:
0004d1 3d3d
0004d2 3d3d
0004d3 6573
0004d4 7571
0004d5 6e65
0004d6 6563
0004d7 3d3d
0004d8 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(320): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004d9 0000                      .db "====sequence====",0
                                 
                                 strdance_game1:
0004da 3d3d
0004db 3d3d
0004dc 3d3d
0004dd 3735
0004de 3d42
0004df 3d3d
0004e0 3d3d
0004e1 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(323): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e2 0000                      .db "======57B=======",0
                                 
                                 game1answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(326): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e3 0022                      .db $22 ;5
                                 game1answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(328): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e4 0014                      .db $14 ;7
                                 game1answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(330): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004e5 0082                      .db $82 ;B
                                 
                                 strdance_game2:
0004e6 3d3d
0004e7 3d3d
0004e8 303d
0004e9 3941
0004ea 3343
0004eb 3d44
0004ec 3d3d
0004ed 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(333): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ee 0000                      .db "=====0A9C3D=====",0
                                 
                                 game2answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(336): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ef 0028                      .db $28 ;0
                                 game2answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(338): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f0 0081                      .db $81 ;A
                                 game2answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(340): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f1 0044                      .db $44 ;9
                                 game2answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(342): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f2 0084                      .db $84 ;C
                                 game2answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(344): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f3 0041                      .db $41 ;3
                                 game2answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(346): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004f4 0088                      .db $88 ;D
                                 
                                 strdance_game3:
0004f5 3d3d
0004f6 393d
0004f7 3932
0004f8 4230
0004f9 4144
0004fa 3023
0004fb 3d34
0004fc 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(349): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fd 0000                      .db "===9290BDA#04===",0
                                 
                                 game3answer1:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(352): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004fe 0044                      .db $44 ;9
                                 game3answer2:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(354): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
0004ff 0021                      .db $21 ;2
                                 game3answer3:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(356): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000500 0044                      .db $44 ;9
                                 game3answer4:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(358): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000501 0028                      .db $28 ;0
                                 game3answer5:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(360): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000502 0082                      .db $82 ;B
                                 game3answer6:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(362): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000503 0088                      .db $88 ;D
                                 game3answer7:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(364): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000504 0081                      .db $81 ;A
                                 game3answer8:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(366): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000505 0048                      .db $48 ;#
                                 game3answer9:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(368): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000506 0028                      .db $28 ;0
                                 game3answer10:
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(370): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000507 0012                      .db $12 ;4
                                 
                                 strdance_:
000508 3d3d
000509 3d3d
00050a 3d3d
00050b 3d3d
00050c 3d3d
00050d 3d3d
00050e 3d3d
00050f 3d3d
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(373): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000510 0000                      .db "================",0
                                 
                                 ; Credits
                                 strcred:
000511 4d20
000512 6461
000513 2065
000514 7962
000515 5420
000516 6f68
000517 616d
000518 2073
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(377): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000519 0000                      .db " Made by Thomas ",0
                                 
                                 strcred2:
00051a 2020
00051b 6120
00051c 646e
00051d 5220
00051e 6e65
00051f 6b75
000520 2061
000521 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm(380): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(113): 'C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\string.asm' included form here
000522 0000                      .db "   and Renuka   ",0
                                 .include "subroutines.asm"
                                 
                                  * subroutines.asm
                                  *
                                  *  Created: 30/04/2024 11:21:07
                                  *   Author: renuka
                                  */ 
                                 
                                 ; code from: tp05 puts02.asm
                                  LCD_putstring:
000523 95c8                      	lpm
000524 2000                      	tst		r0
000525 f021                      	breq	done
000526 2d20                      	mov		a0, r0
000527 dc27                      	rcall	LCD_putc
000528 9631                      	adiw	zl, 1
000529 cff9                      	rjmp	LCD_putstring
00052a 9508                      done:ret
                                 
                                 ; ===================================== celebration music ===========================================
                                 sound_celebrate:
                                 .include "printf.asm"
                                 
                                 ; purpose library, formatted output generation
                                 ; author (c) R.Holzer (adapted MICRO210/EE208 A.Schmid)
                                 
                                 ; === description ===
                                 ; 
                                 ; The program "printf" interprets and prints formatted strings.
                                 ; The special formatting characters regognized are:
                                 ;
                                 ; FDEC	decimal number
                                 ; FHEX	hexadecimal number
                                 ; FBIN	binary number
                                 ; FFRAC	fixed fraction number
                                 ; FCHAR	single ASCII character
                                 ; FSTR	zero-terminated ASCII string
                                 	
                                 ; The special formatting characters are distinguished from normal 
                                 ; ASCII characters by having bit7 set to 1.
                                 
                                 ; Signification of bit fields:
                                 ;
                                 ; b 	bytes		1..4 b bytes		2
                                 ; s 	sign		0(unsigned), 1(signed)	1
                                 ; i		integer digits	
                                 ; e 	base		2,,36			5
                                 ; dp 	dec. point	0..32			5
                                 ; $if	i=integer digits,  0=all digits,  1..15 digits 
                                 ;		f=fraction digits, 0=no fraction, 1..15 digits
                                 ;
                                 ; Formatting characters must be followed by an SRAM address (0..ff)
                                 ; FBIN,	sram
                                 ; FHEX,	sram
                                 ; FDEC,	sram
                                 ; FCHAR,sram
                                 ; FSTR,	sram
                                 ;
                                 ; The address 'sram' is a 1-byte constant. It addresses
                                 ; 	 0..1f	registers r0..r31, 
                                 ; 	20..3f	i/o ports, (need to be addressed with an offset of $20)
                                 ;	60..ff	SRAM registers (warning: extended i/o in AVR128)
                                 
                                 ; The FFRAC formatting character must be followed by 
                                 ;	ONE sram address and 
                                 ;	TWO more formatting characters
                                 ; FFRAC,sram,dp,$if
                                 
                                 ; dp	decimal point position, 0=right, 32=left
                                 ; $if	format i.f, i=integer digits, f=fraction digits
                                 
                                 ; The special formatting characters use the following coding
                                 ;
                                 ; FDEC	11bb'iiis	i=0 all digits, i=1-7 digits
                                 ; FBIN	101i'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FHEX	1001'iiis	i=0 8 digits,	i=1-7 digits
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 ; FREP	1000'0110
                                 ; FFUNC	1000'0111
                                 ;	1000'0010
                                 ;	1000'0011
                                 ; FESC	1000'0000
                                 
                                 ; examples
                                 ; formatting string			printing
                                 ; "a=",FDEC,a,0				1-byte variable a, unsigned decimal
                                 ; "a=",FDEC2,a,0			2-byte variable a (a1,a0), unsigend
                                 ; "a=",FDEC|FSIGN,a,0		1-byte variable 1, signed decimal
                                 ; "n=",FBIN,PIND+$20,0		i/o port, binary, notice offset of $20
                                 ; "f=",FFRAC4|FSIGN,a,16,$88,0	4-byte signed fixed-point fraction
                                 ;				dec.point at 16, 8 int.digits, 8 frac.digits	
                                 ; "f=",FFRAC2,a,16,$18,0		2-byte unsigned fixed-point fraction
                                 ;				dec.point at 16, 1 int.digits, 8 frac.digits	
                                 ; "a=",FDEC|FDIG5|FSIGN,a,0	1-byte variable, 5-digit, decimal, signed
                                 ; "a=",FDEC|FDIG5,a,0		1-byte variable, 5-digit, decimal, unsigned
                                 
                                 ; === registers modified ===
                                 ; e0,e1	used to transmit address of putc routine
                                 ; zh,zl	used as pointer to prog-memory
                                 
                                 ; === constants ==============================================
                                 
                                 .equ	FDEC	= 0b11000000	; 1-byte variable
                                 .equ	FDEC2	= 0b11010000	; 2-byte variable
                                 .equ	FDEC3	= 0b11100000	; 3-byte variable
                                 .equ	FDEC4	= 0b11110000	; 4-byte variable
                                 
                                 .equ	FBIN	= 0b10100000
                                 .equ	FHEX	= 0b10010100	; 1-byte variable
                                 .equ	FHEX2	= 0b10011000	; 2-byte variable
                                 .equ	FHEX3	= 0b10011100	; 3-byte variable
                                 .equ	FHEX4	= 0b10010000	; 4-byte variable
                                 
                                 .equ	FFRAC	= 0b10001000	; 1-byte variable
                                 .equ	FFRAC2	= 0b10001010	; 2-byte variable
                                 .equ	FFRAC3	= 0b10001100	; 3-byte variable
                                 .equ	FFRAC4	= 0b10001110	; 4-byte variable
                                 
                                 .equ	FCHAR	= 0b10000100
                                 .equ	FSTR	= 0b10000101
                                 
                                 .equ	FSIGN	= 0b00000001
                                 
                                 .equ	FDIG1	= 1<<1
                                 .equ	FDIG2	= 2<<1
                                 .equ	FDIG3	= 3<<1	
                                 .equ	FDIG4	= 4<<1
                                 .equ	FDIG5	= 5<<1
                                 .equ	FDIG6	= 6<<1
                                 .equ	FDIG7	= 7<<1
                                 
                                 ; ===macro ====================================================
                                 
                                 .macro	PRINTF			; putc function (UART, LCD...)
                                 	ldi	w, low(@0)		; address of "putc" in e1:d0
                                 	mov	e0,w
                                 	ldi	w,high(@0)
                                 	mov	e1,w
                                 	call	_printf
                                 	.endmacro
                                 
                                 ; mod	y,z
                                 
                                 
                                 ; === routines ================================================
                                 
                                 _printf:
00052b 91ff
00052c 91ef                      	POPZ			; z points to begin of "string"
00052d 0fee
00052e 1fff                      	MUL2Z			; multiply Z by two, (word ptr -> byte ptr)
00052f 93af
000530 93bf                      	PUSHX
                                 		
                                 _printf_read:
000531 95c8                      	lpm				; places prog_mem(Z) into r0 (=c)
000532 9631                      	adiw	zl,1	; increment pointer Z
000533 2000                      	tst	r0			; test for ZERO (=end of string)
000534 f021                      	breq	_printf_end	; char=0 indicates end of ascii string
000535 f04a                      	brmi	_printf_formatted ; bit7=1 indicates formatting character
000536 2d00                      	mov	w,r0
000537 d013                      	rcall	_putw	; display the character
000538 cff8                      	rjmp	_printf_read	; read next character in the string
                                 	
                                 _printf_end:
000539 9631                      	adiw	zl,1	; point to the next character
00053a 95f6
00053b 95e7                      	DIV2Z			; divide by 2 (byte ptr -> word ptr)
00053c 91bf
00053d 91af                      	POPX
00053e 9409                      	ijmp			; return to instruction after "string"
                                 
                                 _printf_formatted:
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FFRAC	1000'1bbs
                                 ; FCHAR	1000'0100
                                 ; FSTR	1000'0101
                                 
00053f fa00                      	bst	r0,0		; store sign in T
000540 2d00                      	mov	w,r0		; store formatting character in w
                                 
000541 95c8                      	lpm	
000542 2da0                      	mov	xl,r0		; load x-pointer with SRAM address
000543 27bb                      	clr	xh			; clear high-byte
000544 9631                       	adiw	zl,1	; increment pointer Z
                                 
                                 ;	JB1	w,6,_putdec
                                 ;	JB1	w,5,_putbin
                                 ;	JB1	w,4,_puthex
                                 ;	JB1	w,3,_putfrac
000545 3804
000546 f079                      	JK	w,FCHAR,_putchar
000547 3805
000548 f081                      	JK	w,FSTR ,_putstr
000549 c015                      	rjmp	_putnum
                                 	
00054a cfe6                      	rjmp	_printf_read	
                                 
                                 ; === putc (put character) ===============================
                                 ; in	w	character to put
                                 ;	e1,e0	address of output routine (UART, LCD putc)
                                 _putw:
00054b 932f
00054c 93ff
00054d 93ef                      	PUSH3	a0,zh,zl
00054e 2de4
00054f 2df5
000550 2f20                      	MOV3	a0,zh,zl, w,e1,e0
000551 9509                      	icall			; indirect call to "putc"
000552 91ef
000553 91ff
000554 912f                      	POP3	a0,zh,zl
000555 9508                      	ret
                                 
                                 ; === putchar (put character) ============================
                                 ; in	x	pointer to character to put
                                 _putchar:
000556 910c                      	ld	w,x
000557 dff3                      	rcall	_putw
000558 cfd8                      	rjmp	_printf_read
                                 	
                                 ; === putstr (put string) ================================
                                 ; in	x	pointer to ascii string
                                 ;	b3,b2	address of output routine (UART, LCD putc)
                                 _putstr:
000559 910d                      	ld	w,x+
00055a 2300                      	tst	w
00055b f409                      	brne	PC+2
00055c cfd4                      	rjmp	_printf_read
00055d dfed                      	rcall	_putw
00055e cffa                      	rjmp	_putstr
                                 
                                 ; === putnum (dec/bin/hex/frac) ===========================
                                 ; in	x	pointer to SRAM variable to print
                                 ; 	r0	formatting character
                                 	
                                 _putnum:
00055f 935f
000560 934f
000561 933f
000562 932f                      	PUSH4	a3,a2,a1,a0	; safeguard a
000563 939f
000564 938f
000565 937f
000566 936f                      	PUSH4	b3,b2,b1,b0	; safeguard b	
000567 912d
000568 913d
000569 914d
00056a 915d                      	LDX4	a3,a2,a1,a0	; load operand to print into a
                                 
                                 ; FDEC	11bb'iiis
                                 ; FBIN	101i'iiis
                                 ; FHEX	1001'iiis
                                 ; FRACT	1000'1bbs
                                 
00056b fd06
00056c c006                      	JB1	w,6,_putdec
00056d fd05
00056e c00f                      	JB1	w,5,_putbin
00056f fd04
000570 c010                      	JB1	w,4,_puthex
000571 fd03
000572 c019                      	JB1	w,3,_putfrac
                                 
                                 ; FDEC	11bb'iiis
                                 _putdec:
000573 e06a                      	ldi	b0,10		; b0 = base (10)
                                 
000574 2f70                      	mov	b1,w
000575 9576                      	lsr	b1
000576 7077                      	andi	b1,0b111	
000577 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
000578 e080                      	ldi	b2,0		; b2 = dec. point position = 0 (right)
                                 	
000579 2f90                      	mov	b3,w
00057a 9592                      	swap	b3
00057b 7093                      	andi	b3,0b11
00057c 9593                      	inc	b3			; b3 = number of bytes (1..4)
00057d c01a                      	rjmp	_getnum	; get number of digits (iii)
                                 
                                 ; FBIN	101i'iiis	addr
                                 _putbin:	
00057e e062                      	ldi	b0,2		; b0 = base (2)
00057f e094                      	ldi	b3,4		; b3 = number of bytes (4)	
000580 c003                      	rjmp	_getdig	; get number of digits (iii)
                                 
                                 ; FHEX	1001'iiis	addr
                                 _puthex:	
000581 e160                      	ldi	b0,16		; b0 = base (16)
000582 e094                      	ldi	b3,4		; b3 = number of bytes (4)
000583 c000                      	rjmp	_getdig
                                 
                                 _getdig:
000584 2f70                      	mov	b1,w
000585 9576                      	lsr	b1
000586 7077                      	andi	b1,0b111
000587 f409                      	brne	PC+2
000588 e078                      	ldi	b1,8		; if b1=0 then 8-digits
000589 9572                      	swap	b1		; b1 = format 0iii'0000 (integer digits)
00058a e080                      	ldi	b2, 0		; b2 = dec. point position = 0 (right)
00058b c00c                      	rjmp	_getnum
                                 
                                 ; FFRAC	1000'1bbs	addr	 00dd'dddd, 	iiii'ffff
                                 	
                                 _putfrac:
00058c e06a                      	ldi	b0,10		; base=10	
00058d 95c8                      	lpm
00058e 2d80                      	mov	b2,r0		; load dec.point position
00058f 9631                      	adiw	zl,1	; increment char pointer
000590 95c8                      	lpm
000591 2d70                      	mov	b1,r0		; load ii.ff format
000592 9631                      	adiw	zl,1	; increment char pointer
                                 	
000593 2f90                      	mov	b3,w
000594 9595                      	asr	b3
000595 7093                      	andi	b3,0b11
000596 9593                      	inc	b3			; b3 = number of bytes (1..4)
                                 
000597 c000                      	rjmp	_getnum
                                 
                                 _getnum:
                                 ; in 	a	4-byte variable
                                 ; 	b3	number of bytes (1..4)
                                 ;	T	sign, 0=unsigned, 1=signed
                                 
000598 3094
000599 f081                      	JK	b3,4,_printf_4b
00059a 3093
00059b f051                      	JK	b3,3,_printf_3b
00059c 3092
00059d f021                      	JK	b3,2,_printf_2b	
                                 	
                                 _printf_1b:			; sign extension
00059e 2733                      	clr	a1
00059f f416                      	brtc	PC+3	; T=1 sign extension
0005a0 fd27                      	sbrc	a0,7
0005a1 ef3f                      	ldi	a1,0xff
                                 _printf_2b:
0005a2 2744                      	clr	a2
0005a3 f416                      	brtc	PC+3	; T=1 sign extension	
0005a4 fd37                      	sbrc	a1,7
0005a5 ef4f                      	ldi	a2,0xff
                                 _printf_3b:	
0005a6 2755                      	clr	a3
0005a7 f416                      	brtc	PC+3	; T=1 sign extension
0005a8 fd47                      	sbrc	a2,7
0005a9 ef5f                      	ldi	a3,0xff
                                 _printf_4b:
                                 
0005aa d009                      	rcall	_ftoa		; float to ascii
0005ab 916f
0005ac 917f
0005ad 918f
0005ae 919f                      	POP4	b3,b2,b1,b0	; restore b
0005af 912f
0005b0 913f
0005b1 914f
0005b2 915f                      	POP4	a3,a2,a1,a0	; restore a
                                 	
0005b3 cf7d                      	rjmp	_printf_read
                                 
                                 ; ===============================================
                                 ; func	ftoa
                                 ; converts a fixed-point fractional number to an ascii string
                                 ; author (c) Raphael Holzer
                                 ;
                                 ; in	a3-a0	variable to print
                                 ;	b0	base, 2 to 36, but usually decimal (10)
                                 ;	b1	number of digits to print ii.ff
                                 ; 	b2	position of the decimal point (0=right, 32=left)
                                 ;	T	sign (T=0 unsiged, T=1 signed)
                                 
                                 _ftoa:
0005b4 92cf                      	push	d0
0005b5 92bf
0005b6 92af
0005b7 929f
0005b8 928f                      	PUSH4	c3,c2,c1,c0	; c = fraction part, a = integer part
0005b9 18bb
0005ba 24aa
0005bb 2499
0005bc 2488                      	CLR4	c3,c2,c1,c0	; clear fraction part
                                 
0005bd f486                      	brtc	_ftoa_plus	; if T=0 then unsigned
0005be 94e8                      	clt
0005bf 2355                      	tst	a3				; if MSb(a)=1 then a=-a
0005c0 f46a                      	brpl	_ftoa_plus
0005c1 9468                      	set					; T=1 (minus)
0005c2 2377                      	tst	b1
0005c3 f009                      	breq	PC+2		; if b1=0 the print ALL digits
0005c4 5170                      	subi	b1,0x10		; decrease int digits
0005c5 9550
0005c6 9540
0005c7 9530
0005c8 9520
0005c9 ef0f
0005ca 1b20
0005cb 0b30
0005cc 0b40
0005cd 0b50                      	NEG4	a3,a2,a1,a0	; negate a
                                 _ftoa_plus:	
0005ce 2388                      	tst	b2				; b0=0 (only integer part)
0005cf f051                      	breq	_ftoa_int	
                                 _ftoa_shift:	
0005d0 9555
0005d1 9547
0005d2 9537
0005d3 9527                      	ASR4	a3,a2,a1,a0	; a = integer part	
0005d4 94b7
0005d5 94a7
0005d6 9497
0005d7 9487                      	ROR4	c3,c2,c1,c0	; c = fraction part
0005d8 958a
0005d9 f7b1                      	DJNZ	b2,_ftoa_shift
                                 _ftoa_int:
0005da 937f                      	push	b1			; ii.ff (ii=int digits)
0005db 9572                      	swap	b1
0005dc 707f                      	andi	b1,0x0f
                                 	
0005dd e20e                      	ldi	w,'.'			; push decimal point
0005de 930f                      	push	w
                                 _ftoa_int1:
0005df d045                      	rcall	_div41		; int=int/10
0005e0 2d0c                      	mov	w,d0			; d=reminder
0005e1 d030                      	rcall	_hex2asc
0005e2 930f                      	push	w			; push rem(int/10)
0005e3 2700
0005e4 1720
0005e5 0730
0005e6 0740
0005e7 0750                      	TST4	a3,a2,a1,a0	; (int/10)=?
0005e8 f029                      	breq	_ftoa_space	; (int/10)=0 then finished
0005e9 2377                      	tst	b1
0005ea f3a1                      	breq	_ftoa_int1	; if b1=0 then print ALL int-digits
0005eb 957a
0005ec f791                      	DJNZ	b1,_ftoa_int1
0005ed c007                      	rjmp	_ftoa_sign
                                 _ftoa_space:
0005ee 2377                      	tst	b1				; if b1=0 then print ALL int-digits
0005ef f029                      	breq	_ftoa_sign
0005f0 957a                      	dec	b1
0005f1 f019                      	breq	_ftoa_sign
0005f2 e200                      	ldi	w,' '			; write spaces
0005f3 df57                      	rcall	_putw	
0005f4 cff9                      	rjmp	_ftoa_space
                                 _ftoa_sign:
0005f5 f416                      	brtc	PC+3		; if T=1 then write 'minus'
0005f6 e20d                      	ldi	w,'-'
0005f7 df53                      	rcall	_putw
                                 _ftoa_int3:
0005f8 910f                      	pop	w
0005f9 320e                      	cpi	w,'.'
0005fa f011                      	breq	PC+3
0005fb df4f                      	rcall	_putw
0005fc cffb                      	rjmp	_ftoa_int3
                                 
0005fd 917f                      	pop	b1				; ii.ff (ff=frac digits)
0005fe 707f                      	andi	b1,0x0f
0005ff 2377                      	tst	b1
000600 f059                      	breq	_ftoa_end
                                 _ftoa_point:	
000601 df49                      	rcall	_putw		; write decimal point
000602 2d28
000603 2d39
000604 2d4a
000605 2d5b                      	MOV4	a3,a2,a1,a0, c3,c2,c1,c0		
                                 _ftoa_frac:
000606 d011                      	rcall	_mul41		; d.frac=10*frac
000607 2d0c                      	mov	w,d0
000608 d009                      	rcall	_hex2asc
000609 df41                      	rcall	_putw
00060a 957a
00060b f7d1                      	DJNZ	b1,_ftoa_frac
                                 _ftoa_end:
00060c 908f
00060d 909f
00060e 90af
00060f 90bf                      	POP4	c3,c2,c1,c0
000610 90cf                      	pop	d0
000611 9508                      	ret
                                 
                                 ; === hexadecimal to ascii ===
                                 ; in	w
                                 _hex2asc:
000612 300a                      	cpi	w,10
000613 f410                      	brsh	PC+3
000614 5d00                      	addi	w,'0'
000615 9508                      	ret
000616 5a09                      	addi	w,('a'-10)
000617 9508                      	ret
                                 
                                 ; === multiply 4byte*1byte ===
                                 ; funct mul41
                                 ; multiplies a3-a0 (4-byte) by b0 (1-byte)
                                 ; author (c) Raphael Holzer, EPFL
                                 ; 
                                 ; in	a3..a0	multiplicand (argument to multiply)
                                 ;	b0	multiplier
                                 ; out	a3..a0	result
                                 ; 	d0	result MSB (byte 4)
                                 ;
000618 24cc                      _mul41:	clr	d0			; clear byte4 of result
000619 e200                      	ldi	w,32			; load bit counter
00061a 9488                      __m41:	clc				; clear carry
00061b fd20                      	sbrc	a0,0		; skip addition if LSB=0
00061c 0ec6                      	add	d0,b0			; add b to MSB of a
00061d 94c7
00061e 9557
00061f 9547
000620 9537
000621 9527                      	ROR5	d0,a3,a2,a1,a0	; shift-right c, LSB (of b) into carry
000622 950a
000623 f7b1                      	DJNZ	w,__m41		; Decrement and Jump if bit-count Not Zero
000624 9508                      	ret
                                 
                                 ; === divide 4byte/1byte ===
                                 ; func div41
                                 ; in	a0..a3 	divident (argument to divide)
                                 ;	b0 	divider
                                 ; out	a0..a3 	result 
                                 ;	d0	reminder
                                 ;
000625 24cc                      _div41:	clr	d0			; d will contain the remainder
000626 e200                      	ldi	w,32			; load bit counter
000627 1f22
000628 1f33
000629 1f44
00062a 1f55
00062b 1ccc                      __d41:	ROL5	d0,a3,a2,a1,a0	; shift carry into result c
00062c 1ac6                      	sub	d0, b0			; subtract b from remainder
00062d f408                      	brcc	PC+2	
00062e 0ec6                      	add	d0, b0			; restore if remainder became negative
00062f 950a
000630 f7b1                      	DJNZ	w,__d41		; Decrement and Jump if bit-count Not Zero
000631 1f22
000632 1f33
000633 1f44
000634 1f55                      	ROL4	a3,a2,a1,a0	; last shift (carry into result c)
000635 9550
000636 9540
000637 9530
000638 9520                      	COM4	a3,a2,a1,a0	; complement result
000639 9508                      	ret
                                 .include "songs.asm"
                                 
                                 
                                 .macro CELEBRATE_song
                                 ; 1e tonalit
                                 	ldi a0, do2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, do3
                                 	ldi b0, 170
                                 	call sound
                                 	WAIT_MS 50
                                 ; 2e tonalit
                                 	ldi a0, dom2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, som
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, dom2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, som3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, dom3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, dom3
                                 	ldi b0, 170
                                 	call sound
                                 	WAIT_MS 50
                                 ; 3e tonalit
                                 	ldi a0, rem2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 170
                                 	call sound
                                 	ldi a0, fa3
                                 	ldi b0, 200
                                 	call sound
                                 .endmacro
                                 
                                 .macro LOSE_SONG
                                 	ldi a0, si2
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 60
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 90
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, mi3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 70
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 140
                                 	call sound
                                 	WAIT_MS 700
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, mi2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, do3
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, som2
                                 	ldi b0, 100
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 80
                                 	call sound
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 60
                                 	call sound
                                 
                                 	ldi a0, so2
                                 	ldi b0, 150
                                 	call sound
                                 .endmacro
                                 
                                 .macro MENU_SONG
                                 
                                     ; 1e part
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 	
                                     ldi a0, mi2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 80 
                                 	
                                     ldi a0, do2
                                     ldi b0, 70
                                     call sound
                                     WAIT_MS 50 
                                 	
                                     ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 120
                                 	
                                     ldi a0, so2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 350 
                                 	
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 200 
                                 	
                                 	;2e part
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 200
                                 	
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, mi
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 100
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 	
                                     ldi a0, si
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                     ldi a0, la
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60 
                                 
                                     ldi a0, so
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                     ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 20
                                 
                                 	ldi a0, la2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 	
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 30
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 300
                                 	
                                 	ldi a0, so2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS	4
                                     
                                 	ldi a0, fam2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS	4
                                 
                                 	ldi a0, fa2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 4
                                 
                                 	ldi a0, mi2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 	
                                 	ldi a0, la
                                     ldi b0, 80
                                     call sound
                                     WAIT_MS 60
                                 	
                                 	ldi a0, do2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 60
                                 
                                 	ldi a0, re2
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, rem2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, re2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 150
                                 
                                 	ldi a0, do2
                                     ldi b0, 90
                                     call sound
                                     WAIT_MS 100
                                 	
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 80
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 
                                 	ldi a0, do3
                                     ldi b0, 75
                                     call sound
                                     WAIT_MS 50
                                 	
                                 .endmacro
                                 
                                 .macro CORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, dom3
                                 	ldi b0, 75
                                 	call sound
                                 	ldi a0, la2
                                 	ldi b0, 75
                                 	call sound
                                 	ldi a0, dom3
                                 	ldi b0,75
                                 	call sound
                                 	ldi a0, la2
                                 	call sound
                                 .endmacro
                                 
                                 .macro INCORRECT_SONG
                                 	WAIT_MS 500
                                 	ldi a0, do
                                 	ldi b0, 30
                                 	call sound
                                 	ldi a0, do
                                 	call sound
                                 .endmacro
                                 
                                 .macro VICTORY_SONG
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, re3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 	
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, re3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, so2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 
                                 
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, do3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 	
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa2
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, la2
                                 	ldi b0, 200
                                 	call sound
                                 	WAIT_MS 50
                                 	ldi a0, do3
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 
                                 	ldi a0, fa3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, fa3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, rem3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, re3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, do3
                                 	ldi b0, 65
                                 	call sound
                                 	WAIT_MS 4
                                 	ldi a0, lam2
                                 	ldi b0, 150
                                 	call sound
                                 	WAIT_MS 50
                                 .endmacro
                                 
                                 .macro LOSER_SONG
                                 	ldi a0, rem
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, re
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, dom
                                 	ldi b0, 250
                                 	call sound
                                 	ldi a0, do
                                 	ldi b0, 255
                                 	call sound
                                 .include "sound.asm"
                                 
                                 ; purpose library, sound generation
                                 
                                 sound:
                                 ; in	a0	period of oscillation (in 10us)
                                 ; 	b0	duration of sound (in 2.5ms)
                                 
00063a 2f76                      	mov	b1,b0		; duration high byte = b
00063b 2766                      	clr	b0		; duration  low byte = 0
00063c 2733                      	clr	a1		; period high byte = a
00063d 2322                      	tst	a0
00063e f071                      	breq	sound_off	; if a0=0 then no sound	
                                 sound1:
00063f 2f02                      	mov	w,a0		
000640 d012                      	rcall	wait9us		; 9us
000641 0000                      	nop			; 0.25us
000642 950a                      	dec	w		; 0.25us
000643 f7e1                      	brne	PC-3		; 0.50us	total = 10us
000644 9b1a
000645 c002
000646 981a
000647 c001
000648 9a1a                      	INVP	PORTE,SPEAKER	; invert piezo output
000649 1b62                      	sub	b0,a0		; decrement duration low  byte
00064a 0b73                      	sbc	b1,a1		; decrement duration high byte
00064b f798                      	brcc	sound1		; continue if duration>0
00064c 9508                      	ret
                                 
                                 sound_off:
00064d e021                      	ldi	a0,1
00064e d004                      	rcall	wait9us
00064f 1b62                      	sub	b0,a0		; decrement duration low  byte
000650 0b73                      	sbc	b1,a1		; decrement duration high byte
000651 f7e0                      	brcc	PC-3		; continue if duration>0
000652 9508                      	ret
                                 
                                 ; === wait routines ===
                                 
000653 c000                      wait9us:rjmp	PC+1		; waiting 2 cycles
000654 c000                      	rjmp	PC+1		; waiting 2 cylces
000655 d000                      wait8us:rcall	wait4us		; recursive call with "falling through"
000656 d000                      wait4us:rcall	wait2us	
000657 0000                      wait2us:nop
000658 9508                      	ret		; rcall(4), nop(1), ret(3) = 8cycl. (=2us)
                                 
                                 ; === calculation of the musical scale ===
                                  
                                 ; period (10us)	= 100'000/freq(Hz)
                                 .equ	do	= 100000/517	; (517 Hz)
                                 .equ	dom	= do*944/1000	; do major
                                 .equ	re	= do*891/1000
                                 .equ	rem	= do*841/1000	; re major
                                 .equ	mi	= do*794/1000
                                 .equ	fa	= do*749/1000
                                 .equ	fam	= do*707/1000	; fa major
                                 .equ	so	= do*667/1000
                                 .equ	som	= do*630/1000	; so major
                                 .equ	la	= do*595/1000
                                 .equ	lam	= do*561/1000	; la major
                                 .equ	si	= do*530/1000
                                 
                                 .equ	do2	= do/2
                                 .equ	dom2	= dom/2
                                 .equ	re2	= re/2
                                 .equ	rem2	= rem/2
                                 .equ	mi2	= mi/2
                                 .equ	fa2	= fa/2
                                 .equ	fam2	= fam/2
                                 .equ	so2	= so/2
                                 .equ	som2	= som/2
                                 .equ	la2	= la/2
                                 .equ	lam2	= lam/2
                                 .equ	si2	= si/2
                                 
                                 .equ	do3	= do/4
                                 .equ	dom3	= dom/4
                                 .equ	re3	= re/4
                                 .equ	rem3	= rem/4
                                 .equ	mi3	= mi/4
                                 .equ	fa3	= fa/4
                                 .equ	fam3	= fam/4
                                 .equ	so3	= so/4
                                 .equ	som3	= som/4
                                 .equ	la3	= la/4
                                 .equ	lam3	= lam/4
                                 .equ	si3	= si/4	
                                 .include "wire1.asm"		; include Dallas 1-wire(R) routines
                                 
                                 ; purpose Dallas 1-wire(R) interface library
                                 
                                 ; === definitions ===
                                 .equ	DQ_port	= PORTB
                                 .equ	DQ_pin	= DQ
                                 
                                 .equ	DS18B20		= 0x28
                                 
                                 .equ	readROM		= 0x33
                                 .equ	matchROM	= 0x55
                                 .equ	skipROM		= 0xcc
                                 .equ	searchROM	= 0xf0
                                 .equ	alarmSearch	= 0xec
                                 
                                 .equ	writeScratchpad	= 0x4e
                                 .equ	readScratchpad	= 0xbe
                                 .equ	copyScratchpad	= 0x48
                                 .equ	convertT	= 0x44
                                 .equ	recallE2	= 0xb8
                                 .equ	readPowerSupply	= 0xb4
                                 
                                 ; === routines ===
                                 
                                 .macro	WIRE1	; t0,t1,t2
                                 	sbi	DQ_port-1,DQ_pin	; pull DQ low (DDR=1 output)
                                 	ldi	w,(@0+1)/2	
                                 	rcall	wire1_wait		; wait low time (t0)
                                 	cbi	DQ_port-1,DQ_pin	; release DQ (DDR=0 input)
                                 	ldi	w,(@1+1)/2	
                                 	rcall	wire1_wait		; wait high time (t1)
                                 	in	w,DQ_port-2			; sample line (PINx=PORTx-2)
                                 	bst	w,DQ_pin			; store result in T
                                 	ldi	w,(@2+1)/2	
                                 	rcall	wire1_wait		; wait separation time (t2)
                                 	ret
                                 	.endmacro	
                                 
                                 wire1_wait:
000659 950a                      	dec	w					; loop time 2usec
00065a 0000                      	nop
00065b 0000                      	nop
00065c 0000                      	nop
00065d 0000                      	nop
00065e 0000                      	nop
00065f f7c9                      	brne	wire1_wait
000660 9508                      	ret
                                 
                                 wire1_init:
000661 98c5                      	cbi	DQ_port,  DQ_pin	; PORT=0 low (for pull-down)
000662 98bd                      	cbi	DQ_port-1,DQ_pin	; DDR=0 (input hi Z)
000663 9508                      	ret
                                 	
000664 9abd
000665 ef00
000666 dff2
000667 98bd
000668 e203
000669 dfef
00066a b306
00066b fb05
00066c ec0d
00066d dfeb
00066e 9508                      wire1_reset:	WIRE1	480,70,410
00066f 9abd
000670 e10c
000671 dfe7
000672 98bd
000673 e002
000674 dfe4
000675 b306
000676 fb05
000677 e001
000678 dfe0
000679 9508                      wire1_write0:	WIRE1	56,4,1
00067a 9abd
00067b e001
00067c dfdc
00067d 98bd
00067e e10e
00067f dfd9
000680 b306
000681 fb05
000682 e001
000683 dfd5
000684 9508                      wire1_write1:	WIRE1	1,59,1
000685 9abd
000686 e001
000687 dfd1
000688 98bd
000689 e007
00068a dfce
00068b b306
00068c fb05
00068d e107
00068e dfca
00068f 9508                      wire1_read1:	WIRE1	1,14,45
                                 	
                                 wire1_write:
000690 933f                      	push	a1
000691 e038                      	ldi	a1,8
000692 9527                      	ror	a0
                                 
000693 f410                      	brcc	PC+3				; if C=1 then wire1, else wire0
000694 dfe5                      	rcall	wire1_write1
000695 c001                      	rjmp	PC+2
000696 dfd8                      	rcall	wire1_write0
                                 
000697 953a
000698 f7c9                      	DJNZ	a1,wire1_write+2	; dec and jump if not zero
000699 913f                      	pop	a1	
00069a 9508                      	ret
                                 
                                 wire1_read:
00069b 933f                      	push	a1
00069c e038                      	ldi	a1,8
00069d 9527                      	ror	a0
00069e dfe6                      	rcall	wire1_read1			; returns result in T
00069f f927                      	bld	a0,7					; move T to MSb
0006a0 953a
0006a1 f7d9                      	DJNZ	a1,wire1_read+2		; dec and jump if not zero
0006a2 913f                      	pop	a1	
0006a3 9508                      	ret
                                 	
                                 wire1_crc:
0006a4 e109                      	ldi	w,0b00011001
0006a5 e048                      	ldi	a2,8
0006a6 9527                      crc1:	ror	a0
0006a7 f408                      	brcc	PC+2
0006a8 2730                      	eor	a1,w
0006a9 fb30                      	bst	a1,0
0006aa 9537                      	ror	a1
0006ab f937                      	bld	a1,7
0006ac 954a
0006ad f7c1                      	DJNZ	a2,crc1
                                 .include "wire1_temp2.asm"
0006ae 9508                      
                                 ; purpose Dallas 1-wire(R) temperature sensor interfacing: temperature
                                 ; module: M5, input port: PORTB
                                 
                                 ; === initialization (reset) ===
                                 reset_wire:		
0006af dfb1                      	rcall	wire1_init		; initialize 1-wire(R) interface
0006b0 e000
0006b1 bf02                      	OUTI TCNT0, 0x00
0006b2 e001
0006b3 bf07                      	OUTI TIMSK, (1<<TOIE0)  ; timer0 overflow interrupt enable
0006b4 e008
0006b5 bf00                      	OUTI ASSR, (1<<AS0)
0006b6 e007
0006b7 bf03                      	OUTI TCCR0, 7
                                 	
0006b8 9478                      	sei
0006b9 e001
0006ba 2eb0                      	_LDI c3, 1
0006bb c000                      	rjmp	main_wire
                                 
                                 ; === main program ===
                                 main_wire:
0006bc dfa7                      	rcall	wire1_reset			; send a reset pulse
0006bd ec2c
0006be 940e 0690                 	CA	wire1_write, skipROM	; skip ROM identification
0006c0 e424
0006c1 940e 0690                 	CA	wire1_write, convertT	; initiate temp conversion
0006c3 ee0e
0006c4 2e30
0006c5 e003
0006c6 930f
0006c7 923f
0006c8 e300
0006c9 2e30
0006ca e006
0006cb 943a
0006cc f7f1
0006cd 943a
0006ce 950a
0006cf f7d9
0006d0 903f
0006d1 910f
0006d2 943a
0006d3 f791
0006d4 950a
0006d5 f781                      	WAIT_MS	750					; wait 750 msec
                                 	
0006d6 da86                      	rcall	lcd_home			; place cursor to home position
0006d7 df8c                      	rcall	wire1_reset			; send a reset pulse
0006d8 ec2c
0006d9 940e 0690                 	CA	wire1_write, skipROM
0006db eb2e
0006dc 940e 0690                 	CA	wire1_write, readScratchpad	
0006de dfbc                      	rcall	wire1_read			; read temperature LSB
0006df 2e82                      	mov	c0,a0
0006e0 dfba                      	rcall	wire1_read			; read temperature MSB
0006e1 2f72                      	mov	b1,a0
0006e2 2d68                      	mov	b0,c0
                                 	
0006e3 940e 015b                 	call LCD_clear
0006e5 e420
0006e6 940e 017d                 	CA lcd_pos, $40
0006e8 e40f
0006e9 2e40
0006ea e001
0006eb 2e50
0006ec 940e 052b                 	PRINTF	LCD
0006ee 6574
0006ef 706d
0006f0 3d31
0006f1 168b
0006f2 4204
0006f3 2043
0006f4 000d                      .db	"temp1=",FFRAC2+FSIGN,b,4,$42,"C ",CR,0
0006f5 e000
0006f6 16b0                      	_CPI c3, 0
0006f7 f021                      	breq out_test
0006f8 2ec6                      	mov d0, b0
0006f9 2ed7                      	mov d1, b1
0006fa e000
0006fb 2eb0                      	_LDI c3,0
                                 out_test:
0006fc e020
0006fd 940e 017d                 	CA lcd_pos, $0
0006ff e40f
000700 2e40
000701 e001
000702 2e50
000703 940e 052b                 	PRINTF	LCD
000705 6574
000706 706d
000707 3d30
000708 0c8b
000709 4204
00070a 2043
00070b 000d                      .db	"temp0=",FFRAC2+FSIGN,d,4,$42,"C ",CR,0
00070c b683                      	in c0, TCCR0 
00070d fc80                      	sbrc c0, 0
00070e 940c 06bc                 	jmp main_wire
000710 9508                      	ret
                                 
                                 
                                 reset:
000711 ef0f
000712 bf0d
000713 e100
000714 bf0e                      	LDSP	RAMEND	
000715 da5b                      	rcall LCD_init
000716 ef0f                      	ldi r16, 0xff
000717 bb07                      	out DDRB, r16
000718 e000                      	ldi r16, 0x00
000719 bb01                      	out DDRD, r16
00071a 9a12                      	sbi		DDRE,SPEAKER	; enable sound
00071b 940c 071d                 	jmp main
                                 
                                 main:
00071d 940e 015b                 	call	LCD_clear
00071f 940e 0171
000721 e3e0
000722 e0f3
000723 940e 0523
000725 e4e2
000726 e0f3
000727 e420
000728 940e 017d
00072a 940e 0523                 	DISPLAY2 str0, str1
                                 	;MENU_SONG
                                 	
                                 
                                 
                                 main_loop:
00072c d011                      	rcall start
00072d fd61
00072e 940e 0757                 	CB1 b0,1, safe
000730 fd60
000731 940e 0b4d                 	CB1 b0,0, games
000733 fd60
000734 940e 0b82                 	CB1 b0,0, trivia
000736 fd61
000737 940e 1666                 	CB1 b0,1, lava
000739 fd62
00073a 940e 1b0d                 	CB1 b0,2, dance
                                 
00073c 940c 072c                 	jmp main_loop
                                 
                                 start:
00073e 940e 0171
000740 e5e4
000741 e0f3
000742 940e 0523
000744 e6e2
000745 e0f3
000746 e420
000747 940e 017d
000749 940e 0523                 	DISPLAY2 str2, str3
00074b 940e 0113                 	call reset_kpd
00074d 940e 227a                 	call check_reset
00074f 2f62                      	mov b0, a0
000750 3861                      	cpi b0, 0x81
000751 f011                      	breq PC+3
000752 3862                      	cpi b0, 0x82
000753 f409                      	brne PC+2
000754 9508                      	ret
000755 940c 072c                 	jmp main_loop
                                 
                                 safe:
000757 940e 0171
000759 efe2
00075a e0f4
00075b 940e 0523                 	DISPLAY1 str6
00075d e000
00075e 2e90                      	_LDI c1, 0
00075f e420
000760 940e 017d                 	CA LCD_pos, $40
000762 e40f
000763 2e40
000764 e001
000765 2e50
000766 940e 052b                 	PRINTF LCD
000768 2020
000769 2020
00076a 2020
00076b 2a2a
00076c 2a2a
00076d 2020
00076e 2020
00076f 2020
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(166): warning: .cseg .db misalignment - padding zero byte
000770 0000                      .db	"      ****      ",0
000771 940e 0113                 	call reset_kpd
000773 940e 227a                 	call check_reset
000775 94e8
000776 e2ee
000777 e0f4
000778 95c8
000779 1520
00077a f409
00077b 9468                      	COMPARE clue1answer, a0
00077c f40e                      	brtc PC+2
00077d 9493                      	inc c1
00077e e420
00077f 940e 017d                 	CA LCD_pos, $40
000781 e40f
000782 2e40
000783 e001
000784 2e50
000785 940e 052b                 	PRINTF LCD
000787 2020
000788 2020
000789 2020
00078a 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(174): warning: .cseg .db misalignment - padding zero byte
00078b 0000                      .db	"      ",FSTR,b,0
00078c e427
00078d 940e 017d                 	CA LCD_pos, $47 
00078f 940e 0113                 	call reset_kpd
000791 940e 227a                 	call check_reset
000793 94e8
000794 e5e4
000795 e0f4
000796 95c8
000797 1520
000798 f409
000799 9468                      	COMPARE clue2answer, a0
00079a f40e                      	brtc PC+2
00079b 9493                      	inc c1
00079c e40f
00079d 2e40
00079e e001
00079f 2e50
0007a0 940e 052b                 	PRINTF LCD
0007a2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(182): warning: .cseg .db misalignment - padding zero byte
0007a3 0000                      .db	FSTR,b,0
0007a4 e428
0007a5 940e 017d                 	CA LCD_pos, $48
0007a7 940e 0113                 	call reset_kpd
0007a9 940e 227a                 	call check_reset
0007ab 94e8
0007ac e7ea
0007ad e0f4
0007ae 95c8
0007af 1520
0007b0 f409
0007b1 9468                      	COMPARE clue3answer1, a0
0007b2 f40e                      	brtc PC+2
0007b3 9493                      	inc c1
0007b4 e40f
0007b5 2e40
0007b6 e001
0007b7 2e50
0007b8 940e 052b                 	PRINTF LCD
0007ba 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(190): warning: .cseg .db misalignment - padding zero byte
0007bb 0000                      .db	FSTR,b,0
0007bc e429
0007bd 940e 017d                 	CA LCD_pos, $49
0007bf 940e 0113                 	call reset_kpd
0007c1 940e 227a                 	call check_reset
0007c3 94e8
0007c4 e7ec
0007c5 e0f4
0007c6 95c8
0007c7 1520
0007c8 f409
0007c9 9468                      	COMPARE clue3answer2, a0
0007ca f40e                      	brtc PC+2
0007cb 9493                      	inc c1
0007cc e40f
0007cd 2e40
0007ce e001
0007cf 2e50
0007d0 940e 052b                 	PRINTF LCD
0007d2 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(198): warning: .cseg .db misalignment - padding zero byte
0007d3 0000                      .db	FSTR,b,0
0007d4 ee08
0007d5 2e30
0007d6 e004
0007d7 930f
0007d8 923f
0007d9 e300
0007da 2e30
0007db e006
0007dc 943a
0007dd f7f1
0007de 943a
0007df 950a
0007e0 f7d9
0007e1 903f
0007e2 910f
0007e3 943a
0007e4 f791
0007e5 950a
0007e6 f781                      	WAIT_MS 1000
0007e7 e004
0007e8 1690                      	_CPI c1, 4
0007e9 f0f9                      	breq correctpass
                                 incorrectpass:
0007ea 940e 0171
0007ec e1e4
0007ed e0f5
0007ee 940e 0523
0007f0 e2e6
0007f1 e0f5
0007f2 e420
0007f3 940e 017d
0007f5 940e 0523                 	DISPLAY2 strpassincorr, strpassincorrbis
0007f7 ea22
0007f8 ef6a
0007f9 940e 063a
0007fb ea2b
0007fc ef6a
0007fd 940e 063a
0007ff eb26
000800 ef6a
000801 940e 063a
000803 ec21
000804 ef6f
000805 940e 063a                 	LOSER_SONG
000807 940c 072c                 	jmp main_loop
                                 correctpass:
000809 940e 0171
00080b e0e2
00080c e0f5
00080d 940e 0523                 	DISPLAY1 strpasscorr
00080f e428
000810 e461
000811 940e 063a
000813 e004
000814 2e30
000815 e001
000816 930f
000817 923f
000818 e300
000819 2e30
00081a e006
00081b 943a
00081c f7f1
00081d 943a
00081e 950a
00081f f7d9
000820 903f
000821 910f
000822 943a
000823 f791
000824 950a
000825 f781
000826 e428
000827 e461
000828 940e 063a
00082a e004
00082b 2e30
00082c e001
00082d 930f
00082e 923f
00082f e300
000830 2e30
000831 e006
000832 943a
000833 f7f1
000834 943a
000835 950a
000836 f7d9
000837 903f
000838 910f
000839 943a
00083a f791
00083b 950a
00083c f781
00083d e428
00083e e461
00083f 940e 063a
000841 e004
000842 2e30
000843 e001
000844 930f
000845 923f
000846 e300
000847 2e30
000848 e006
000849 943a
00084a f7f1
00084b 943a
00084c 950a
00084d f7d9
00084e 903f
00084f 910f
000850 943a
000851 f791
000852 950a
000853 f781
000854 e326
000855 ec68
000856 940e 063a
000858 e302
000859 2e30
00085a e001
00085b 930f
00085c 923f
00085d e300
00085e 2e30
00085f e006
000860 943a
000861 f7f1
000862 943a
000863 950a
000864 f7d9
000865 903f
000866 910f
000867 943a
000868 f791
000869 950a
00086a f781
00086b e22a
00086c e966
00086d 940e 063a
00086f e302
000870 2e30
000871 e001
000872 930f
000873 923f
000874 e300
000875 2e30
000876 e006
000877 943a
000878 f7f1
000879 943a
00087a 950a
00087b f7d9
00087c 903f
00087d 910f
00087e 943a
00087f f791
000880 950a
000881 f781
000882 e428
000883 e461
000884 940e 063a
000886 e004
000887 2e30
000888 e001
000889 930f
00088a 923f
00088b e300
00088c 2e30
00088d e006
00088e 943a
00088f f7f1
000890 943a
000891 950a
000892 f7d9
000893 903f
000894 910f
000895 943a
000896 f791
000897 950a
000898 f781
000899 e428
00089a e461
00089b 940e 063a
00089d e004
00089e 2e30
00089f e001
0008a0 930f
0008a1 923f
0008a2 e300
0008a3 2e30
0008a4 e006
0008a5 943a
0008a6 f7f1
0008a7 943a
0008a8 950a
0008a9 f7d9
0008aa 903f
0008ab 910f
0008ac 943a
0008ad f791
0008ae 950a
0008af f781
0008b0 e428
0008b1 e461
0008b2 940e 063a
0008b4 e004
0008b5 2e30
0008b6 e001
0008b7 930f
0008b8 923f
0008b9 e300
0008ba 2e30
0008bb e006
0008bc 943a
0008bd f7f1
0008be 943a
0008bf 950a
0008c0 f7d9
0008c1 903f
0008c2 910f
0008c3 943a
0008c4 f791
0008c5 950a
0008c6 f781
0008c7 e326
0008c8 ec68
0008c9 940e 063a
0008cb e302
0008cc 2e30
0008cd e001
0008ce 930f
0008cf 923f
0008d0 e300
0008d1 2e30
0008d2 e006
0008d3 943a
0008d4 f7f1
0008d5 943a
0008d6 950a
0008d7 f7d9
0008d8 903f
0008d9 910f
0008da 943a
0008db f791
0008dc 950a
0008dd f781
0008de e22a
0008df e966
0008e0 940e 063a
0008e2 e302
0008e3 2e30
0008e4 e001
0008e5 930f
0008e6 923f
0008e7 e300
0008e8 2e30
0008e9 e006
0008ea 943a
0008eb f7f1
0008ec 943a
0008ed 950a
0008ee f7d9
0008ef 903f
0008f0 910f
0008f1 943a
0008f2 f791
0008f3 950a
0008f4 f781
0008f5 e326
0008f6 e461
0008f7 940e 063a
0008f9 e004
0008fa 2e30
0008fb e001
0008fc 930f
0008fd 923f
0008fe e300
0008ff 2e30
000900 e006
000901 943a
000902 f7f1
000903 943a
000904 950a
000905 f7d9
000906 903f
000907 910f
000908 943a
000909 f791
00090a 950a
00090b f781
00090c e326
00090d e461
00090e 940e 063a
000910 e004
000911 2e30
000912 e001
000913 930f
000914 923f
000915 e300
000916 2e30
000917 e006
000918 943a
000919 f7f1
00091a 943a
00091b 950a
00091c f7d9
00091d 903f
00091e 910f
00091f 943a
000920 f791
000921 950a
000922 f781
000923 e329
000924 e461
000925 940e 063a
000927 e004
000928 2e30
000929 e001
00092a 930f
00092b 923f
00092c e300
00092d 2e30
00092e e006
00092f 943a
000930 f7f1
000931 943a
000932 950a
000933 f7d9
000934 903f
000935 910f
000936 943a
000937 f791
000938 950a
000939 f781
00093a e329
00093b e461
00093c 940e 063a
00093e e004
00093f 2e30
000940 e001
000941 930f
000942 923f
000943 e300
000944 2e30
000945 e006
000946 943a
000947 f7f1
000948 943a
000949 950a
00094a f7d9
00094b 903f
00094c 910f
00094d 943a
00094e f791
00094f 950a
000950 f781
000951 e420
000952 e461
000953 940e 063a
000955 e004
000956 2e30
000957 e001
000958 930f
000959 923f
00095a e300
00095b 2e30
00095c e006
00095d 943a
00095e f7f1
00095f 943a
000960 950a
000961 f7d9
000962 903f
000963 910f
000964 943a
000965 f791
000966 950a
000967 f781
000968 e420
000969 e461
00096a 940e 063a
00096c e004
00096d 2e30
00096e e001
00096f 930f
000970 923f
000971 e300
000972 2e30
000973 e006
000974 943a
000975 f7f1
000976 943a
000977 950a
000978 f7d9
000979 903f
00097a 910f
00097b 943a
00097c f791
00097d 950a
00097e f781
00097f e428
000980 e966
000981 940e 063a
000983 e302
000984 2e30
000985 e001
000986 930f
000987 923f
000988 e300
000989 2e30
00098a e006
00098b 943a
00098c f7f1
00098d 943a
00098e 950a
00098f f7d9
000990 903f
000991 910f
000992 943a
000993 f791
000994 950a
000995 f781
000996 e428
000997 e461
000998 940e 063a
00099a e004
00099b 2e30
00099c e001
00099d 930f
00099e 923f
00099f e300
0009a0 2e30
0009a1 e006
0009a2 943a
0009a3 f7f1
0009a4 943a
0009a5 950a
0009a6 f7d9
0009a7 903f
0009a8 910f
0009a9 943a
0009aa f791
0009ab 950a
0009ac f781
0009ad e428
0009ae e461
0009af 940e 063a
0009b1 e004
0009b2 2e30
0009b3 e001
0009b4 930f
0009b5 923f
0009b6 e300
0009b7 2e30
0009b8 e006
0009b9 943a
0009ba f7f1
0009bb 943a
0009bc 950a
0009bd f7d9
0009be 903f
0009bf 910f
0009c0 943a
0009c1 f791
0009c2 950a
0009c3 f781
0009c4 e428
0009c5 e461
0009c6 940e 063a
0009c8 e004
0009c9 2e30
0009ca e001
0009cb 930f
0009cc 923f
0009cd e300
0009ce 2e30
0009cf e006
0009d0 943a
0009d1 f7f1
0009d2 943a
0009d3 950a
0009d4 f7d9
0009d5 903f
0009d6 910f
0009d7 943a
0009d8 f791
0009d9 950a
0009da f781
0009db e329
0009dc ec68
0009dd 940e 063a
0009df e302
0009e0 2e30
0009e1 e001
0009e2 930f
0009e3 923f
0009e4 e300
0009e5 2e30
0009e6 e006
0009e7 943a
0009e8 f7f1
0009e9 943a
0009ea 950a
0009eb f7d9
0009ec 903f
0009ed 910f
0009ee 943a
0009ef f791
0009f0 950a
0009f1 f781
0009f2 e320
0009f3 e966
0009f4 940e 063a
0009f6 e302
0009f7 2e30
0009f8 e001
0009f9 930f
0009fa 923f
0009fb e300
0009fc 2e30
0009fd e006
0009fe 943a
0009ff f7f1
000a00 943a
000a01 950a
000a02 f7d9
000a03 903f
000a04 910f
000a05 943a
000a06 f791
000a07 950a
000a08 f781
000a09 e428
000a0a e461
000a0b 940e 063a
000a0d e004
000a0e 2e30
000a0f e001
000a10 930f
000a11 923f
000a12 e300
000a13 2e30
000a14 e006
000a15 943a
000a16 f7f1
000a17 943a
000a18 950a
000a19 f7d9
000a1a 903f
000a1b 910f
000a1c 943a
000a1d f791
000a1e 950a
000a1f f781
000a20 e428
000a21 e461
000a22 940e 063a
000a24 e004
000a25 2e30
000a26 e001
000a27 930f
000a28 923f
000a29 e300
000a2a 2e30
000a2b e006
000a2c 943a
000a2d f7f1
000a2e 943a
000a2f 950a
000a30 f7d9
000a31 903f
000a32 910f
000a33 943a
000a34 f791
000a35 950a
000a36 f781
000a37 e428
000a38 e461
000a39 940e 063a
000a3b e004
000a3c 2e30
000a3d e001
000a3e 930f
000a3f 923f
000a40 e300
000a41 2e30
000a42 e006
000a43 943a
000a44 f7f1
000a45 943a
000a46 950a
000a47 f7d9
000a48 903f
000a49 910f
000a4a 943a
000a4b f791
000a4c 950a
000a4d f781
000a4e e329
000a4f ec68
000a50 940e 063a
000a52 e302
000a53 2e30
000a54 e001
000a55 930f
000a56 923f
000a57 e300
000a58 2e30
000a59 e006
000a5a 943a
000a5b f7f1
000a5c 943a
000a5d 950a
000a5e f7d9
000a5f 903f
000a60 910f
000a61 943a
000a62 f791
000a63 950a
000a64 f781
000a65 e320
000a66 e966
000a67 940e 063a
000a69 e302
000a6a 2e30
000a6b e001
000a6c 930f
000a6d 923f
000a6e e300
000a6f 2e30
000a70 e006
000a71 943a
000a72 f7f1
000a73 943a
000a74 950a
000a75 f7d9
000a76 903f
000a77 910f
000a78 943a
000a79 f791
000a7a 950a
000a7b f781
000a7c e224
000a7d e461
000a7e 940e 063a
000a80 e004
000a81 2e30
000a82 e001
000a83 930f
000a84 923f
000a85 e300
000a86 2e30
000a87 e006
000a88 943a
000a89 f7f1
000a8a 943a
000a8b 950a
000a8c f7d9
000a8d 903f
000a8e 910f
000a8f 943a
000a90 f791
000a91 950a
000a92 f781
000a93 e224
000a94 e461
000a95 940e 063a
000a97 e004
000a98 2e30
000a99 e001
000a9a 930f
000a9b 923f
000a9c e300
000a9d 2e30
000a9e e006
000a9f 943a
000aa0 f7f1
000aa1 943a
000aa2 950a
000aa3 f7d9
000aa4 903f
000aa5 910f
000aa6 943a
000aa7 f791
000aa8 950a
000aa9 f781
000aaa e228
000aab e461
000aac 940e 063a
000aae e004
000aaf 2e30
000ab0 e001
000ab1 930f
000ab2 923f
000ab3 e300
000ab4 2e30
000ab5 e006
000ab6 943a
000ab7 f7f1
000ab8 943a
000ab9 950a
000aba f7d9
000abb 903f
000abc 910f
000abd 943a
000abe f791
000abf 950a
000ac0 f781
000ac1 e228
000ac2 e461
000ac3 940e 063a
000ac5 e004
000ac6 2e30
000ac7 e001
000ac8 930f
000ac9 923f
000aca e300
000acb 2e30
000acc e006
000acd 943a
000ace f7f1
000acf 943a
000ad0 950a
000ad1 f7d9
000ad2 903f
000ad3 910f
000ad4 943a
000ad5 f791
000ad6 950a
000ad7 f781
000ad8 e22a
000ad9 e461
000ada 940e 063a
000adc e004
000add 2e30
000ade e001
000adf 930f
000ae0 923f
000ae1 e300
000ae2 2e30
000ae3 e006
000ae4 943a
000ae5 f7f1
000ae6 943a
000ae7 950a
000ae8 f7d9
000ae9 903f
000aea 910f
000aeb 943a
000aec f791
000aed 950a
000aee f781
000aef e22a
000af0 e461
000af1 940e 063a
000af3 e004
000af4 2e30
000af5 e001
000af6 930f
000af7 923f
000af8 e300
000af9 2e30
000afa e006
000afb 943a
000afc f7f1
000afd 943a
000afe 950a
000aff f7d9
000b00 903f
000b01 910f
000b02 943a
000b03 f791
000b04 950a
000b05 f781
000b06 e320
000b07 e461
000b08 940e 063a
000b0a e004
000b0b 2e30
000b0c e001
000b0d 930f
000b0e 923f
000b0f e300
000b10 2e30
000b11 e006
000b12 943a
000b13 f7f1
000b14 943a
000b15 950a
000b16 f7d9
000b17 903f
000b18 910f
000b19 943a
000b1a f791
000b1b 950a
000b1c f781
000b1d e320
000b1e e461
000b1f 940e 063a
000b21 e004
000b22 2e30
000b23 e001
000b24 930f
000b25 923f
000b26 e300
000b27 2e30
000b28 e006
000b29 943a
000b2a f7f1
000b2b 943a
000b2c 950a
000b2d f7d9
000b2e 903f
000b2f 910f
000b30 943a
000b31 f791
000b32 950a
000b33 f781
000b34 e326
000b35 e966
000b36 940e 063a
000b38 e302
000b39 2e30
000b3a e001
000b3b 930f
000b3c 923f
000b3d e300
000b3e 2e30
000b3f e006
000b40 943a
000b41 f7f1
000b42 943a
000b43 950a
000b44 f7d9
000b45 903f
000b46 910f
000b47 943a
000b48 f791
000b49 950a
000b4a f781                      	VICTORY_SONG
000b4b 940c 2238                 	jmp end
                                 
                                 games:
                                 page1:
000b4d 940e 0171
000b4f ece4
000b50 e0f4
000b51 940e 0523
000b53 ede4
000b54 e0f4
000b55 e420
000b56 940e 017d
000b58 940e 0523                 	DISPLAY2 strgame1, strgame2
000b5a 940e 0113                 	call reset_kpd
000b5c 940e 227a                 	call check_reset
000b5e 2f62                      	mov b0, a0
000b5f 3861                      	cpi b0, 0x81 ; A
000b60 f409                      	brne PC+2
000b61 9508                      	ret
000b62 3862                      	cpi b0, 0x82 ; B
000b63 f409                      	brne PC+2
000b64 9508                      	ret
000b65 3864                      	cpi b0, 0x84 ; C
000b66 f409                      	brne PC+2
000b67 9508                      	ret
000b68 3468                      	cpi b0, 0x48 ; check if # key pressed
000b69 f719                      	brne page1
                                 page2:
000b6a 940e 0171
000b6c eee2
000b6d e0f4
000b6e 940e 0523                 	DISPLAY1 strgame3
000b70 940e 0113                 	call reset_kpd
000b72 940e 227a                 	call check_reset
000b74 2f62                      	mov b0, a0
000b75 3861                      	cpi b0, 0x81 ; A
000b76 f409                      	brne PC+2
000b77 9508                      	ret
000b78 3862                      	cpi b0, 0x82 ; B
000b79 f409                      	brne PC+2
000b7a 9508                      	ret
000b7b 3864                      	cpi b0, 0x84 ; C
000b7c f409                      	brne PC+2
000b7d 9508                      	ret
000b7e 3468                      	cpi b0, 0x48 ; check if # key pressed
000b7f f751                      	brne page2
000b80 940c 0b4d                 	jmp games
                                 
                                 
                                 trivia:
000b82 940e 0171
000b84 e7e0
000b85 e0f3
000b86 940e 0523
000b88 e8e2
000b89 e0f3
000b8a e420
000b8b 940e 017d
000b8d 940e 0523                 	DISPLAY2 strwelcome, strivia
000b8f ed00
000b90 2e30
000b91 e008
000b92 930f
000b93 923f
000b94 e300
000b95 2e30
000b96 e006
000b97 943a
000b98 f7f1
000b99 943a
000b9a 950a
000b9b f7d9
000b9c 903f
000b9d 910f
000b9e 943a
000b9f f791
000ba0 950a
000ba1 f781                      	WAIT_MS 2000
000ba2 940e 0171
000ba4 edea
000ba5 e0f3
000ba6 940e 0523
000ba8 eeea
000ba9 e0f3
000baa e420
000bab 940e 017d
000bad 940e 0523                 	DISPLAY2 strivia2, strivia3
000baf ed00
000bb0 2e30
000bb1 e008
000bb2 930f
000bb3 923f
000bb4 e300
000bb5 2e30
000bb6 e006
000bb7 943a
000bb8 f7f1
000bb9 943a
000bba 950a
000bbb f7d9
000bbc 903f
000bbd 910f
000bbe 943a
000bbf f791
000bc0 950a
000bc1 f781                      	WAIT_MS 2000
000bc2 e000
000bc3 2e90                      	_LDI c1, 0x00
000bc4 940e 0171
000bc6 e8e2
000bc7 e0f5
000bc8 940e 0523
000bca e9e0
000bcb e0f5
000bcc e420
000bcd 940e 017d
000bcf 940e 0523
000bd1 940e 0113
000bd3 940e 227a
000bd5 2f62
000bd6 7820
000bd7 f009
000bd8 940c 0c0e
000bda 3468
000bdb f741
000bdc 940e 0171
000bde eae2
000bdf e0f5
000be0 940e 0523
000be2 ebe4
000be3 e0f5
000be4 e420
000be5 940e 017d
000be7 940e 0523
000be9 940e 0113
000beb 940e 227a
000bed 2f62
000bee 7820
000bef f009
000bf0 940c 0c0e
000bf2 3468
000bf3 f741
000bf4 940e 0171
000bf6 ece6
000bf7 e0f5
000bf8 940e 0523
000bfa ede4
000bfb e0f5
000bfc e420
000bfd 940e 017d
000bff 940e 0523
000c01 940e 0113
000c03 940e 227a
000c05 2f62
000c06 7820
000c07 f009
000c08 940c 0c0e
000c0a 3468
000c0b f741
000c0c 940c 0bc4                 	QUESTION striviaQ1, striviaQ12, strivia1A, strivia1B, strivia1C, strivia1D
000c0e 94e8
000c0f eee2
000c10 e0f5
000c11 95c8
000c12 1560
000c13 f409
000c14 9468                      	COMPARE answer1, b0
000c15 f40e                      	brtc PC+2
000c16 9493                      	inc c1
000c17 940e 015b
000c19 f00e
000c1a 940c 0c46
000c1c 940e 0171
000c1e ebe6
000c1f e0f3
000c20 940e 0523
000c22 ef04
000c23 2e30
000c24 e002
000c25 930f
000c26 923f
000c27 e300
000c28 2e30
000c29 e006
000c2a 943a
000c2b f7f1
000c2c 943a
000c2d 950a
000c2e f7d9
000c2f 903f
000c30 910f
000c31 943a
000c32 f791
000c33 950a
000c34 f781
000c35 e22d
000c36 e46b
000c37 940e 063a
000c39 e329
000c3a e46b
000c3b 940e 063a
000c3d e22d
000c3e e46b
000c3f 940e 063a
000c41 e329
000c42 940e 063a
000c44 940c 0c66
000c46 940e 0171
000c48 ece8
000c49 e0f3
000c4a 940e 0523
000c4c ef04
000c4d 2e30
000c4e e002
000c4f 930f
000c50 923f
000c51 e300
000c52 2e30
000c53 e006
000c54 943a
000c55 f7f1
000c56 943a
000c57 950a
000c58 f7d9
000c59 903f
000c5a 910f
000c5b 943a
000c5c f791
000c5d 950a
000c5e f781
000c5f ec21
000c60 e16e
000c61 940e 063a
000c63 ec21
000c64 940e 063a
000c66 1b55
000c67 2744
000c68 2733
000c69 2722
000c6a 2d29
000c6b e40f
000c6c 2e40
000c6d e001
000c6e 2e50
000c6f 940e 052b
000c71 6353
000c72 726f
000c73 3a65
000c74 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(257): macro 'PRINT_SCORE' called here
000c75 0000                      	PRINT_SCORE c1
000c76 ed00
000c77 2e30
000c78 e008
000c79 930f
000c7a 923f
000c7b e300
000c7c 2e30
000c7d e006
000c7e 943a
000c7f f7f1
000c80 943a
000c81 950a
000c82 f7d9
000c83 903f
000c84 910f
000c85 943a
000c86 f791
000c87 950a
000c88 f781                      	WAIT_MS 2000
000c89 940e 0171
000c8b eee4
000c8c e0f5
000c8d 940e 0523
000c8f eeee
000c90 e0f5
000c91 e420
000c92 940e 017d
000c94 940e 0523
000c96 940e 0113
000c98 940e 227a
000c9a 2f62
000c9b 7820
000c9c f009
000c9d 940c 0cd3
000c9f 3468
000ca0 f741
000ca1 940e 0171
000ca3 efe8
000ca4 e0f5
000ca5 940e 0523
000ca7 e0e8
000ca8 e0f6
000ca9 e420
000caa 940e 017d
000cac 940e 0523
000cae 940e 0113
000cb0 940e 227a
000cb2 2f62
000cb3 7820
000cb4 f009
000cb5 940c 0cd3
000cb7 3468
000cb8 f741
000cb9 940e 0171
000cbb e1e6
000cbc e0f6
000cbd 940e 0523
000cbf e2e8
000cc0 e0f6
000cc1 e420
000cc2 940e 017d
000cc4 940e 0523
000cc6 940e 0113
000cc8 940e 227a
000cca 2f62
000ccb 7820
000ccc f009
000ccd 940c 0cd3
000ccf 3468
000cd0 f741
000cd1 940c 0c89                 	QUESTION striviaQ2, striviaQ22, strivia2A, strivia2B, strivia2C, strivia2D
000cd3 94e8
000cd4 e3e8
000cd5 e0f6
000cd6 95c8
000cd7 1560
000cd8 f409
000cd9 9468                      	COMPARE answer2, b0
000cda f40e                      	brtc PC+2
000cdb 9493                      	inc c1
000cdc 940e 015b
000cde f00e
000cdf 940c 0d0b
000ce1 940e 0171
000ce3 ebe6
000ce4 e0f3
000ce5 940e 0523
000ce7 ef04
000ce8 2e30
000ce9 e002
000cea 930f
000ceb 923f
000cec e300
000ced 2e30
000cee e006
000cef 943a
000cf0 f7f1
000cf1 943a
000cf2 950a
000cf3 f7d9
000cf4 903f
000cf5 910f
000cf6 943a
000cf7 f791
000cf8 950a
000cf9 f781
000cfa e22d
000cfb e46b
000cfc 940e 063a
000cfe e329
000cff e46b
000d00 940e 063a
000d02 e22d
000d03 e46b
000d04 940e 063a
000d06 e329
000d07 940e 063a
000d09 940c 0d2b
000d0b 940e 0171
000d0d ece8
000d0e e0f3
000d0f 940e 0523
000d11 ef04
000d12 2e30
000d13 e002
000d14 930f
000d15 923f
000d16 e300
000d17 2e30
000d18 e006
000d19 943a
000d1a f7f1
000d1b 943a
000d1c 950a
000d1d f7d9
000d1e 903f
000d1f 910f
000d20 943a
000d21 f791
000d22 950a
000d23 f781
000d24 ec21
000d25 e16e
000d26 940e 063a
000d28 ec21
000d29 940e 063a
000d2b 1b55
000d2c 2744
000d2d 2733
000d2e 2722
000d2f 2d29
000d30 e40f
000d31 2e40
000d32 e001
000d33 2e50
000d34 940e 052b
000d36 6353
000d37 726f
000d38 3a65
000d39 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(263): macro 'PRINT_SCORE' called here
000d3a 0000                      	PRINT_SCORE c1
000d3b ed00
000d3c 2e30
000d3d e008
000d3e 930f
000d3f 923f
000d40 e300
000d41 2e30
000d42 e006
000d43 943a
000d44 f7f1
000d45 943a
000d46 950a
000d47 f7d9
000d48 903f
000d49 910f
000d4a 943a
000d4b f791
000d4c 950a
000d4d f781                      	WAIT_MS 2000
000d4e 940e 0171
000d50 e3ea
000d51 e0f6
000d52 940e 0523
000d54 e4ec
000d55 e0f6
000d56 e420
000d57 940e 017d
000d59 940e 0523
000d5b 940e 0113
000d5d 940e 227a
000d5f 2f62
000d60 7820
000d61 f009
000d62 940c 0d98
000d64 3468
000d65 f741
000d66 940e 0171
000d68 e5e8
000d69 e0f6
000d6a 940e 0523
000d6c e6ea
000d6d e0f6
000d6e e420
000d6f 940e 017d
000d71 940e 0523
000d73 940e 0113
000d75 940e 227a
000d77 2f62
000d78 7820
000d79 f009
000d7a 940c 0d98
000d7c 3468
000d7d f741
000d7e 940e 0171
000d80 e7ea
000d81 e0f6
000d82 940e 0523
000d84 e8e6
000d85 e0f6
000d86 e420
000d87 940e 017d
000d89 940e 0523
000d8b 940e 0113
000d8d 940e 227a
000d8f 2f62
000d90 7820
000d91 f009
000d92 940c 0d98
000d94 3468
000d95 f741
000d96 940c 0d4e                 	QUESTION striviaQ3, striviaQ32, strivia3A, strivia3B, strivia3C, strivia3D
000d98 94e8
000d99 e9e4
000d9a e0f6
000d9b 95c8
000d9c 1560
000d9d f409
000d9e 9468                      	COMPARE answer3, b0
000d9f f40e                      	brtc PC+2
000da0 9493                      	inc c1
000da1 940e 015b
000da3 f00e
000da4 940c 0dd0
000da6 940e 0171
000da8 ebe6
000da9 e0f3
000daa 940e 0523
000dac ef04
000dad 2e30
000dae e002
000daf 930f
000db0 923f
000db1 e300
000db2 2e30
000db3 e006
000db4 943a
000db5 f7f1
000db6 943a
000db7 950a
000db8 f7d9
000db9 903f
000dba 910f
000dbb 943a
000dbc f791
000dbd 950a
000dbe f781
000dbf e22d
000dc0 e46b
000dc1 940e 063a
000dc3 e329
000dc4 e46b
000dc5 940e 063a
000dc7 e22d
000dc8 e46b
000dc9 940e 063a
000dcb e329
000dcc 940e 063a
000dce 940c 0df0
000dd0 940e 0171
000dd2 ece8
000dd3 e0f3
000dd4 940e 0523
000dd6 ef04
000dd7 2e30
000dd8 e002
000dd9 930f
000dda 923f
000ddb e300
000ddc 2e30
000ddd e006
000dde 943a
000ddf f7f1
000de0 943a
000de1 950a
000de2 f7d9
000de3 903f
000de4 910f
000de5 943a
000de6 f791
000de7 950a
000de8 f781
000de9 ec21
000dea e16e
000deb 940e 063a
000ded ec21
000dee 940e 063a
000df0 1b55
000df1 2744
000df2 2733
000df3 2722
000df4 2d29
000df5 e40f
000df6 2e40
000df7 e001
000df8 2e50
000df9 940e 052b
000dfb 6353
000dfc 726f
000dfd 3a65
000dfe 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(269): macro 'PRINT_SCORE' called here
000dff 0000                      	PRINT_SCORE c1
000e00 ed00
000e01 2e30
000e02 e008
000e03 930f
000e04 923f
000e05 e300
000e06 2e30
000e07 e006
000e08 943a
000e09 f7f1
000e0a 943a
000e0b 950a
000e0c f7d9
000e0d 903f
000e0e 910f
000e0f 943a
000e10 f791
000e11 950a
000e12 f781                      	WAIT_MS 2000
000e13 940e 0171
000e15 e9e6
000e16 e0f6
000e17 940e 0523
000e19 eae6
000e1a e0f6
000e1b e420
000e1c 940e 017d
000e1e 940e 0523
000e20 940e 0113
000e22 940e 227a
000e24 2f62
000e25 7820
000e26 f009
000e27 940c 0e5d
000e29 3468
000e2a f741
000e2b 940e 0171
000e2d ebe4
000e2e e0f6
000e2f 940e 0523
000e31 ece6
000e32 e0f6
000e33 e420
000e34 940e 017d
000e36 940e 0523
000e38 940e 0113
000e3a 940e 227a
000e3c 2f62
000e3d 7820
000e3e f009
000e3f 940c 0e5d
000e41 3468
000e42 f741
000e43 940e 0171
000e45 ede4
000e46 e0f6
000e47 940e 0523
000e49 eee0
000e4a e0f6
000e4b e420
000e4c 940e 017d
000e4e 940e 0523
000e50 940e 0113
000e52 940e 227a
000e54 2f62
000e55 7820
000e56 f009
000e57 940c 0e5d
000e59 3468
000e5a f741
000e5b 940c 0e13                 	QUESTION striviaQ4, striviaQ42, strivia4A, strivia4B, strivia4C, strivia4D
000e5d 94e8
000e5e eeee
000e5f e0f6
000e60 95c8
000e61 1560
000e62 f409
000e63 9468                      	COMPARE answer4, b0
000e64 f40e                      	brtc PC+2
000e65 9493                      	inc c1
000e66 940e 015b
000e68 f00e
000e69 940c 0e95
000e6b 940e 0171
000e6d ebe6
000e6e e0f3
000e6f 940e 0523
000e71 ef04
000e72 2e30
000e73 e002
000e74 930f
000e75 923f
000e76 e300
000e77 2e30
000e78 e006
000e79 943a
000e7a f7f1
000e7b 943a
000e7c 950a
000e7d f7d9
000e7e 903f
000e7f 910f
000e80 943a
000e81 f791
000e82 950a
000e83 f781
000e84 e22d
000e85 e46b
000e86 940e 063a
000e88 e329
000e89 e46b
000e8a 940e 063a
000e8c e22d
000e8d e46b
000e8e 940e 063a
000e90 e329
000e91 940e 063a
000e93 940c 0eb5
000e95 940e 0171
000e97 ece8
000e98 e0f3
000e99 940e 0523
000e9b ef04
000e9c 2e30
000e9d e002
000e9e 930f
000e9f 923f
000ea0 e300
000ea1 2e30
000ea2 e006
000ea3 943a
000ea4 f7f1
000ea5 943a
000ea6 950a
000ea7 f7d9
000ea8 903f
000ea9 910f
000eaa 943a
000eab f791
000eac 950a
000ead f781
000eae ec21
000eaf e16e
000eb0 940e 063a
000eb2 ec21
000eb3 940e 063a
000eb5 1b55
000eb6 2744
000eb7 2733
000eb8 2722
000eb9 2d29
000eba e40f
000ebb 2e40
000ebc e001
000ebd 2e50
000ebe 940e 052b
000ec0 6353
000ec1 726f
000ec2 3a65
000ec3 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(275): macro 'PRINT_SCORE' called here
000ec4 0000                      	PRINT_SCORE c1
000ec5 ed00
000ec6 2e30
000ec7 e008
000ec8 930f
000ec9 923f
000eca e300
000ecb 2e30
000ecc e006
000ecd 943a
000ece f7f1
000ecf 943a
000ed0 950a
000ed1 f7d9
000ed2 903f
000ed3 910f
000ed4 943a
000ed5 f791
000ed6 950a
000ed7 f781                      	WAIT_MS 2000
000ed8 940e 0171
000eda efe0
000edb e0f6
000edc 940e 0523
000ede efec
000edf e0f6
000ee0 e420
000ee1 940e 017d
000ee3 940e 0523
000ee5 940e 0113
000ee7 940e 227a
000ee9 2f62
000eea 7820
000eeb f009
000eec 940c 0f22
000eee 3468
000eef f741
000ef0 940e 0171
000ef2 e0e6
000ef3 e0f7
000ef4 940e 0523
000ef6 e1e8
000ef7 e0f7
000ef8 e420
000ef9 940e 017d
000efb 940e 0523
000efd 940e 0113
000eff 940e 227a
000f01 2f62
000f02 7820
000f03 f009
000f04 940c 0f22
000f06 3468
000f07 f741
000f08 940e 0171
000f0a e2e6
000f0b e0f7
000f0c 940e 0523
000f0e e3e0
000f0f e0f7
000f10 e420
000f11 940e 017d
000f13 940e 0523
000f15 940e 0113
000f17 940e 227a
000f19 2f62
000f1a 7820
000f1b f009
000f1c 940c 0f22
000f1e 3468
000f1f f741
000f20 940c 0ed8                 	QUESTION striviaQ5, striviaQ52, strivia5A, strivia5B, strivia5C, strivia5D
000f22 94e8
000f23 e3e8
000f24 e0f7
000f25 95c8
000f26 1560
000f27 f409
000f28 9468                      	COMPARE answer5, b0
000f29 f40e                      	brtc PC+2
000f2a 9493                      	inc c1
000f2b 940e 015b
000f2d f00e
000f2e 940c 0f5a
000f30 940e 0171
000f32 ebe6
000f33 e0f3
000f34 940e 0523
000f36 ef04
000f37 2e30
000f38 e002
000f39 930f
000f3a 923f
000f3b e300
000f3c 2e30
000f3d e006
000f3e 943a
000f3f f7f1
000f40 943a
000f41 950a
000f42 f7d9
000f43 903f
000f44 910f
000f45 943a
000f46 f791
000f47 950a
000f48 f781
000f49 e22d
000f4a e46b
000f4b 940e 063a
000f4d e329
000f4e e46b
000f4f 940e 063a
000f51 e22d
000f52 e46b
000f53 940e 063a
000f55 e329
000f56 940e 063a
000f58 940c 0f7a
000f5a 940e 0171
000f5c ece8
000f5d e0f3
000f5e 940e 0523
000f60 ef04
000f61 2e30
000f62 e002
000f63 930f
000f64 923f
000f65 e300
000f66 2e30
000f67 e006
000f68 943a
000f69 f7f1
000f6a 943a
000f6b 950a
000f6c f7d9
000f6d 903f
000f6e 910f
000f6f 943a
000f70 f791
000f71 950a
000f72 f781
000f73 ec21
000f74 e16e
000f75 940e 063a
000f77 ec21
000f78 940e 063a
000f7a 1b55
000f7b 2744
000f7c 2733
000f7d 2722
000f7e 2d29
000f7f e40f
000f80 2e40
000f81 e001
000f82 2e50
000f83 940e 052b
000f85 6353
000f86 726f
000f87 3a65
000f88 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(281): macro 'PRINT_SCORE' called here
000f89 0000                      	PRINT_SCORE c1
000f8a ed00
000f8b 2e30
000f8c e008
000f8d 930f
000f8e 923f
000f8f e300
000f90 2e30
000f91 e006
000f92 943a
000f93 f7f1
000f94 943a
000f95 950a
000f96 f7d9
000f97 903f
000f98 910f
000f99 943a
000f9a f791
000f9b 950a
000f9c f781                      	WAIT_MS 2000
000f9d 940e 0171
000f9f e3ea
000fa0 e0f7
000fa1 940e 0523
000fa3 e4ec
000fa4 e0f7
000fa5 e420
000fa6 940e 017d
000fa8 940e 0523
000faa 940e 0113
000fac 940e 227a
000fae 2f62
000faf 7820
000fb0 f009
000fb1 940c 0fe7
000fb3 3468
000fb4 f741
000fb5 940e 0171
000fb7 e5ec
000fb8 e0f7
000fb9 940e 0523
000fbb e6ee
000fbc e0f7
000fbd e420
000fbe 940e 017d
000fc0 940e 0523
000fc2 940e 0113
000fc4 940e 227a
000fc6 2f62
000fc7 7820
000fc8 f009
000fc9 940c 0fe7
000fcb 3468
000fcc f741
000fcd 940e 0171
000fcf e7ee
000fd0 e0f7
000fd1 940e 0523
000fd3 e8ec
000fd4 e0f7
000fd5 e420
000fd6 940e 017d
000fd8 940e 0523
000fda 940e 0113
000fdc 940e 227a
000fde 2f62
000fdf 7820
000fe0 f009
000fe1 940c 0fe7
000fe3 3468
000fe4 f741
000fe5 940c 0f9d                 	QUESTION striviaQ6, striviaQ62, strivia6A, strivia6B, strivia6C, strivia6D
000fe7 94e8
000fe8 e9e6
000fe9 e0f7
000fea 95c8
000feb 1560
000fec f409
000fed 9468                      	COMPARE answer6, b0
000fee f40e                      	brtc PC+2
000fef 9493                      	inc c1
000ff0 940e 015b
000ff2 f00e
000ff3 940c 101f
000ff5 940e 0171
000ff7 ebe6
000ff8 e0f3
000ff9 940e 0523
000ffb ef04
000ffc 2e30
000ffd e002
000ffe 930f
000fff 923f
001000 e300
001001 2e30
001002 e006
001003 943a
001004 f7f1
001005 943a
001006 950a
001007 f7d9
001008 903f
001009 910f
00100a 943a
00100b f791
00100c 950a
00100d f781
00100e e22d
00100f e46b
001010 940e 063a
001012 e329
001013 e46b
001014 940e 063a
001016 e22d
001017 e46b
001018 940e 063a
00101a e329
00101b 940e 063a
00101d 940c 103f
00101f 940e 0171
001021 ece8
001022 e0f3
001023 940e 0523
001025 ef04
001026 2e30
001027 e002
001028 930f
001029 923f
00102a e300
00102b 2e30
00102c e006
00102d 943a
00102e f7f1
00102f 943a
001030 950a
001031 f7d9
001032 903f
001033 910f
001034 943a
001035 f791
001036 950a
001037 f781
001038 ec21
001039 e16e
00103a 940e 063a
00103c ec21
00103d 940e 063a
00103f 1b55
001040 2744
001041 2733
001042 2722
001043 2d29
001044 e40f
001045 2e40
001046 e001
001047 2e50
001048 940e 052b
00104a 6353
00104b 726f
00104c 3a65
00104d 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(287): macro 'PRINT_SCORE' called here
00104e 0000                      	PRINT_SCORE c1
00104f ed00
001050 2e30
001051 e008
001052 930f
001053 923f
001054 e300
001055 2e30
001056 e006
001057 943a
001058 f7f1
001059 943a
00105a 950a
00105b f7d9
00105c 903f
00105d 910f
00105e 943a
00105f f791
001060 950a
001061 f781                      	WAIT_MS 2000
001062 940e 0171
001064 e9e8
001065 e0f7
001066 940e 0523
001068 eae6
001069 e0f7
00106a e420
00106b 940e 017d
00106d 940e 0523
00106f 940e 0113
001071 940e 227a
001073 2f62
001074 7820
001075 f009
001076 940c 10ac
001078 3468
001079 f741
00107a 940e 0171
00107c ebe2
00107d e0f7
00107e 940e 0523
001080 ece4
001081 e0f7
001082 e420
001083 940e 017d
001085 940e 0523
001087 940e 0113
001089 940e 227a
00108b 2f62
00108c 7820
00108d f009
00108e 940c 10ac
001090 3468
001091 f741
001092 940e 0171
001094 ede0
001095 e0f7
001096 940e 0523
001098 edea
001099 e0f7
00109a e420
00109b 940e 017d
00109d 940e 0523
00109f 940e 0113
0010a1 940e 227a
0010a3 2f62
0010a4 7820
0010a5 f009
0010a6 940c 10ac
0010a8 3468
0010a9 f741
0010aa 940c 1062                 	QUESTION striviaQ7, striviaQ72, strivia7A, strivia7B, strivia7C, strivia7D
0010ac 94e8
0010ad eee4
0010ae e0f7
0010af 95c8
0010b0 1560
0010b1 f409
0010b2 9468                      	COMPARE answer7, b0
0010b3 f40e                      	brtc PC+2
0010b4 9493                      	inc c1
0010b5 940e 015b
0010b7 f00e
0010b8 940c 10e4
0010ba 940e 0171
0010bc ebe6
0010bd e0f3
0010be 940e 0523
0010c0 ef04
0010c1 2e30
0010c2 e002
0010c3 930f
0010c4 923f
0010c5 e300
0010c6 2e30
0010c7 e006
0010c8 943a
0010c9 f7f1
0010ca 943a
0010cb 950a
0010cc f7d9
0010cd 903f
0010ce 910f
0010cf 943a
0010d0 f791
0010d1 950a
0010d2 f781
0010d3 e22d
0010d4 e46b
0010d5 940e 063a
0010d7 e329
0010d8 e46b
0010d9 940e 063a
0010db e22d
0010dc e46b
0010dd 940e 063a
0010df e329
0010e0 940e 063a
0010e2 940c 1104
0010e4 940e 0171
0010e6 ece8
0010e7 e0f3
0010e8 940e 0523
0010ea ef04
0010eb 2e30
0010ec e002
0010ed 930f
0010ee 923f
0010ef e300
0010f0 2e30
0010f1 e006
0010f2 943a
0010f3 f7f1
0010f4 943a
0010f5 950a
0010f6 f7d9
0010f7 903f
0010f8 910f
0010f9 943a
0010fa f791
0010fb 950a
0010fc f781
0010fd ec21
0010fe e16e
0010ff 940e 063a
001101 ec21
001102 940e 063a
001104 1b55
001105 2744
001106 2733
001107 2722
001108 2d29
001109 e40f
00110a 2e40
00110b e001
00110c 2e50
00110d 940e 052b
00110f 6353
001110 726f
001111 3a65
001112 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(293): macro 'PRINT_SCORE' called here
001113 0000                      	PRINT_SCORE c1
001114 ed00
001115 2e30
001116 e008
001117 930f
001118 923f
001119 e300
00111a 2e30
00111b e006
00111c 943a
00111d f7f1
00111e 943a
00111f 950a
001120 f7d9
001121 903f
001122 910f
001123 943a
001124 f791
001125 950a
001126 f781                      	WAIT_MS 2000
001127 940e 0171
001129 eee6
00112a e0f7
00112b 940e 0523
00112d efe8
00112e e0f7
00112f e420
001130 940e 017d
001132 940e 0523
001134 940e 0113
001136 940e 227a
001138 2f62
001139 7820
00113a f009
00113b 940c 1171
00113d 3468
00113e f741
00113f 940e 0171
001141 e0e6
001142 e0f8
001143 940e 0523
001145 e0ee
001146 e0f8
001147 e420
001148 940e 017d
00114a 940e 0523
00114c 940e 0113
00114e 940e 227a
001150 2f62
001151 7820
001152 f009
001153 940c 1171
001155 3468
001156 f741
001157 940e 0171
001159 e1ec
00115a e0f8
00115b 940e 0523
00115d e2e6
00115e e0f8
00115f e420
001160 940e 017d
001162 940e 0523
001164 940e 0113
001166 940e 227a
001168 2f62
001169 7820
00116a f009
00116b 940c 1171
00116d 3468
00116e f741
00116f 940c 1127                 	QUESTION striviaQ8, striviaQ82, strivia8A, strivia8B, strivia8C, strivia8D
001171 94e8
001172 e3e8
001173 e0f8
001174 95c8
001175 1560
001176 f409
001177 9468                      	COMPARE answer8, b0
001178 f40e                      	brtc PC+2
001179 9493                      	inc c1
00117a 940e 015b
00117c f00e
00117d 940c 11a9
00117f 940e 0171
001181 ebe6
001182 e0f3
001183 940e 0523
001185 ef04
001186 2e30
001187 e002
001188 930f
001189 923f
00118a e300
00118b 2e30
00118c e006
00118d 943a
00118e f7f1
00118f 943a
001190 950a
001191 f7d9
001192 903f
001193 910f
001194 943a
001195 f791
001196 950a
001197 f781
001198 e22d
001199 e46b
00119a 940e 063a
00119c e329
00119d e46b
00119e 940e 063a
0011a0 e22d
0011a1 e46b
0011a2 940e 063a
0011a4 e329
0011a5 940e 063a
0011a7 940c 11c9
0011a9 940e 0171
0011ab ece8
0011ac e0f3
0011ad 940e 0523
0011af ef04
0011b0 2e30
0011b1 e002
0011b2 930f
0011b3 923f
0011b4 e300
0011b5 2e30
0011b6 e006
0011b7 943a
0011b8 f7f1
0011b9 943a
0011ba 950a
0011bb f7d9
0011bc 903f
0011bd 910f
0011be 943a
0011bf f791
0011c0 950a
0011c1 f781
0011c2 ec21
0011c3 e16e
0011c4 940e 063a
0011c6 ec21
0011c7 940e 063a
0011c9 1b55
0011ca 2744
0011cb 2733
0011cc 2722
0011cd 2d29
0011ce e40f
0011cf 2e40
0011d0 e001
0011d1 2e50
0011d2 940e 052b
0011d4 6353
0011d5 726f
0011d6 3a65
0011d7 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(299): macro 'PRINT_SCORE' called here
0011d8 0000                      	PRINT_SCORE c1
0011d9 ed00
0011da 2e30
0011db e008
0011dc 930f
0011dd 923f
0011de e300
0011df 2e30
0011e0 e006
0011e1 943a
0011e2 f7f1
0011e3 943a
0011e4 950a
0011e5 f7d9
0011e6 903f
0011e7 910f
0011e8 943a
0011e9 f791
0011ea 950a
0011eb f781                      	WAIT_MS 2000
0011ec 940e 0171
0011ee e3ea
0011ef e0f8
0011f0 940e 0523
0011f2 e4ea
0011f3 e0f8
0011f4 e420
0011f5 940e 017d
0011f7 940e 0523
0011f9 940e 0113
0011fb 940e 227a
0011fd 2f62
0011fe 7820
0011ff f009
001200 940c 1236
001202 3468
001203 f741
001204 940e 0171
001206 e5ec
001207 e0f8
001208 940e 0523
00120a e6ee
00120b e0f8
00120c e420
00120d 940e 017d
00120f 940e 0523
001211 940e 0113
001213 940e 227a
001215 2f62
001216 7820
001217 f009
001218 940c 1236
00121a 3468
00121b f741
00121c 940e 0171
00121e e7ec
00121f e0f8
001220 940e 0523
001222 e8e4
001223 e0f8
001224 e420
001225 940e 017d
001227 940e 0523
001229 940e 0113
00122b 940e 227a
00122d 2f62
00122e 7820
00122f f009
001230 940c 1236
001232 3468
001233 f741
001234 940c 11ec                 	QUESTION striviaQ9, striviaQ92, strivia9A, strivia9B, strivia9C, strivia9D
001236 94e8
001237 e9e6
001238 e0f8
001239 95c8
00123a 1560
00123b f409
00123c 9468                      	COMPARE answer9, b0
00123d f40e                      	brtc PC+2
00123e 9493                      	inc c1
00123f 940e 015b
001241 f00e
001242 940c 126e
001244 940e 0171
001246 ebe6
001247 e0f3
001248 940e 0523
00124a ef04
00124b 2e30
00124c e002
00124d 930f
00124e 923f
00124f e300
001250 2e30
001251 e006
001252 943a
001253 f7f1
001254 943a
001255 950a
001256 f7d9
001257 903f
001258 910f
001259 943a
00125a f791
00125b 950a
00125c f781
00125d e22d
00125e e46b
00125f 940e 063a
001261 e329
001262 e46b
001263 940e 063a
001265 e22d
001266 e46b
001267 940e 063a
001269 e329
00126a 940e 063a
00126c 940c 128e
00126e 940e 0171
001270 ece8
001271 e0f3
001272 940e 0523
001274 ef04
001275 2e30
001276 e002
001277 930f
001278 923f
001279 e300
00127a 2e30
00127b e006
00127c 943a
00127d f7f1
00127e 943a
00127f 950a
001280 f7d9
001281 903f
001282 910f
001283 943a
001284 f791
001285 950a
001286 f781
001287 ec21
001288 e16e
001289 940e 063a
00128b ec21
00128c 940e 063a
00128e 1b55
00128f 2744
001290 2733
001291 2722
001292 2d29
001293 e40f
001294 2e40
001295 e001
001296 2e50
001297 940e 052b
001299 6353
00129a 726f
00129b 3a65
00129c 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(305): macro 'PRINT_SCORE' called here
00129d 0000                      	PRINT_SCORE c1
00129e ed00
00129f 2e30
0012a0 e008
0012a1 930f
0012a2 923f
0012a3 e300
0012a4 2e30
0012a5 e006
0012a6 943a
0012a7 f7f1
0012a8 943a
0012a9 950a
0012aa f7d9
0012ab 903f
0012ac 910f
0012ad 943a
0012ae f791
0012af 950a
0012b0 f781                      	WAIT_MS 2000
0012b1 940e 0171
0012b3 e9e8
0012b4 e0f8
0012b5 940e 0523
0012b7 eae6
0012b8 e0f8
0012b9 e420
0012ba 940e 017d
0012bc 940e 0523
0012be 940e 0113
0012c0 940e 227a
0012c2 2f62
0012c3 7820
0012c4 f009
0012c5 940c 12fb
0012c7 3468
0012c8 f741
0012c9 940e 0171
0012cb ebe2
0012cc e0f8
0012cd 940e 0523
0012cf ece0
0012d0 e0f8
0012d1 e420
0012d2 940e 017d
0012d4 940e 0523
0012d6 940e 0113
0012d8 940e 227a
0012da 2f62
0012db 7820
0012dc f009
0012dd 940c 12fb
0012df 3468
0012e0 f741
0012e1 940e 0171
0012e3 ede2
0012e4 e0f8
0012e5 940e 0523
0012e7 eee0
0012e8 e0f8
0012e9 e420
0012ea 940e 017d
0012ec 940e 0523
0012ee 940e 0113
0012f0 940e 227a
0012f2 2f62
0012f3 7820
0012f4 f009
0012f5 940c 12fb
0012f7 3468
0012f8 f741
0012f9 940c 12b1                 	QUESTION striviaQ10, striviaQ102, strivia10A, strivia10B, strivia10C, strivia10D
0012fb 94e8
0012fc efe0
0012fd e0f8
0012fe 95c8
0012ff 1560
001300 f409
001301 9468                      	COMPARE answer10, b0
001302 f40e                      	brtc PC+2
001303 9493                      	inc c1
001304 940e 015b
001306 f00e
001307 940c 1333
001309 940e 0171
00130b ebe6
00130c e0f3
00130d 940e 0523
00130f ef04
001310 2e30
001311 e002
001312 930f
001313 923f
001314 e300
001315 2e30
001316 e006
001317 943a
001318 f7f1
001319 943a
00131a 950a
00131b f7d9
00131c 903f
00131d 910f
00131e 943a
00131f f791
001320 950a
001321 f781
001322 e22d
001323 e46b
001324 940e 063a
001326 e329
001327 e46b
001328 940e 063a
00132a e22d
00132b e46b
00132c 940e 063a
00132e e329
00132f 940e 063a
001331 940c 1353
001333 940e 0171
001335 ece8
001336 e0f3
001337 940e 0523
001339 ef04
00133a 2e30
00133b e002
00133c 930f
00133d 923f
00133e e300
00133f 2e30
001340 e006
001341 943a
001342 f7f1
001343 943a
001344 950a
001345 f7d9
001346 903f
001347 910f
001348 943a
001349 f791
00134a 950a
00134b f781
00134c ec21
00134d e16e
00134e 940e 063a
001350 ec21
001351 940e 063a
001353 1b55
001354 2744
001355 2733
001356 2722
001357 2d29
001358 e40f
001359 2e40
00135a e001
00135b 2e50
00135c 940e 052b
00135e 6353
00135f 726f
001360 3a65
001361 12c0
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\macros.asm(125): warning: .cseg .db misalignment - padding zero byte
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(311): macro 'PRINT_SCORE' called here
001362 0000                      	PRINT_SCORE c1
001363 ed00
001364 2e30
001365 e008
001366 930f
001367 923f
001368 e300
001369 2e30
00136a e006
00136b 943a
00136c f7f1
00136d 943a
00136e 950a
00136f f7d9
001370 903f
001371 910f
001372 943a
001373 f791
001374 950a
001375 f781                      	WAIT_MS 2000
001376 e005                      	ldi w, 0x05
001377 1690                      	cp c1, w
001378 f410                      	brsh trivia_won
001379 940c 156f                 	jmp trivia_lost
                                 trivia_won:
00137b 940e 0171
00137d e7ee
00137e e0f4
00137f 940e 0523
001381 e8ee
001382 e0f4
001383 e420
001384 940e 017d
001386 940e 0523                     DISPLAY2 strwin1, strwin2
001388 e620
001389 e461
00138a 940e 063a
00138c e004
00138d 2e30
00138e e001
00138f 930f
001390 923f
001391 e300
001392 2e30
001393 e006
001394 943a
001395 f7f1
001396 943a
001397 950a
001398 f7d9
001399 903f
00139a 910f
00139b 943a
00139c f791
00139d 950a
00139e f781
00139f e820
0013a0 e461
0013a1 940e 063a
0013a3 e004
0013a4 2e30
0013a5 e001
0013a6 930f
0013a7 923f
0013a8 e300
0013a9 2e30
0013aa e006
0013ab 943a
0013ac f7f1
0013ad 943a
0013ae 950a
0013af f7d9
0013b0 903f
0013b1 910f
0013b2 943a
0013b3 f791
0013b4 950a
0013b5 f781
0013b6 e620
0013b7 e461
0013b8 940e 063a
0013ba e004
0013bb 2e30
0013bc e001
0013bd 930f
0013be 923f
0013bf e300
0013c0 2e30
0013c1 e006
0013c2 943a
0013c3 f7f1
0013c4 943a
0013c5 950a
0013c6 f7d9
0013c7 903f
0013c8 910f
0013c9 943a
0013ca f791
0013cb 950a
0013cc f781
0013cd e42c
0013ce e461
0013cf 940e 063a
0013d1 e004
0013d2 2e30
0013d3 e001
0013d4 930f
0013d5 923f
0013d6 e300
0013d7 2e30
0013d8 e006
0013d9 943a
0013da f7f1
0013db 943a
0013dc 950a
0013dd f7d9
0013de 903f
0013df 910f
0013e0 943a
0013e1 f791
0013e2 950a
0013e3 f781
0013e4 e420
0013e5 e461
0013e6 940e 063a
0013e8 e004
0013e9 2e30
0013ea e001
0013eb 930f
0013ec 923f
0013ed e300
0013ee 2e30
0013ef e006
0013f0 943a
0013f1 f7f1
0013f2 943a
0013f3 950a
0013f4 f7d9
0013f5 903f
0013f6 910f
0013f7 943a
0013f8 f791
0013f9 950a
0013fa f781
0013fb e320
0013fc e461
0013fd 940e 063a
0013ff e004
001400 2e30
001401 e001
001402 930f
001403 923f
001404 e300
001405 2e30
001406 e006
001407 943a
001408 f7f1
001409 943a
00140a 950a
00140b f7d9
00140c 903f
00140d 910f
00140e 943a
00140f f791
001410 950a
001411 f781
001412 e226
001413 ea6a
001414 940e 063a
001416 e320
001417 ea6a
001418 940e 063a
00141a e302
00141b 2e30
00141c e001
00141d 930f
00141e 923f
00141f e300
001420 2e30
001421 e006
001422 943a
001423 f7f1
001424 943a
001425 950a
001426 f7d9
001427 903f
001428 910f
001429 943a
00142a f791
00142b 950a
00142c f781
00142d e52b
00142e e461
00142f 940e 063a
001431 e004
001432 2e30
001433 e001
001434 930f
001435 923f
001436 e300
001437 2e30
001438 e006
001439 943a
00143a f7f1
00143b 943a
00143c 950a
00143d f7d9
00143e 903f
00143f 910f
001440 943a
001441 f791
001442 950a
001443 f781
001444 e729
001445 e461
001446 940e 063a
001448 e004
001449 2e30
00144a e001
00144b 930f
00144c 923f
00144d e300
00144e 2e30
00144f e006
001450 943a
001451 f7f1
001452 943a
001453 950a
001454 f7d9
001455 903f
001456 910f
001457 943a
001458 f791
001459 950a
00145a f781
00145b e52b
00145c e461
00145d 940e 063a
00145f e004
001460 2e30
001461 e001
001462 930f
001463 923f
001464 e300
001465 2e30
001466 e006
001467 943a
001468 f7f1
001469 943a
00146a 950a
00146b f7d9
00146c 903f
00146d 910f
00146e 943a
00146f f791
001470 950a
001471 f781
001472 e428
001473 e461
001474 940e 063a
001476 e004
001477 2e30
001478 e001
001479 930f
00147a 923f
00147b e300
00147c 2e30
00147d e006
00147e 943a
00147f f7f1
001480 943a
001481 950a
001482 f7d9
001483 903f
001484 910f
001485 943a
001486 f791
001487 950a
001488 f781
001489 e12e
00148a e461
00148b 940e 063a
00148d e004
00148e 2e30
00148f e001
001490 930f
001491 923f
001492 e300
001493 2e30
001494 e006
001495 943a
001496 f7f1
001497 943a
001498 950a
001499 f7d9
00149a 903f
00149b 910f
00149c 943a
00149d f791
00149e 950a
00149f f781
0014a0 e22d
0014a1 e461
0014a2 940e 063a
0014a4 e004
0014a5 2e30
0014a6 e001
0014a7 930f
0014a8 923f
0014a9 e300
0014aa 2e30
0014ab e006
0014ac 943a
0014ad f7f1
0014ae 943a
0014af 950a
0014b0 f7d9
0014b1 903f
0014b2 910f
0014b3 943a
0014b4 f791
0014b5 950a
0014b6 f781
0014b7 e224
0014b8 ea6a
0014b9 940e 063a
0014bb e22d
0014bc ea6a
0014bd 940e 063a
0014bf e302
0014c0 2e30
0014c1 e001
0014c2 930f
0014c3 923f
0014c4 e300
0014c5 2e30
0014c6 e006
0014c7 943a
0014c8 f7f1
0014c9 943a
0014ca 950a
0014cb f7d9
0014cc 903f
0014cd 910f
0014ce 943a
0014cf f791
0014d0 950a
0014d1 f781
0014d2 e521
0014d3 e461
0014d4 940e 063a
0014d6 e004
0014d7 2e30
0014d8 e001
0014d9 930f
0014da 923f
0014db e300
0014dc 2e30
0014dd e006
0014de 943a
0014df f7f1
0014e0 943a
0014e1 950a
0014e2 f7d9
0014e3 903f
0014e4 910f
0014e5 943a
0014e6 f791
0014e7 950a
0014e8 f781
0014e9 e62c
0014ea e461
0014eb 940e 063a
0014ed e004
0014ee 2e30
0014ef e001
0014f0 930f
0014f1 923f
0014f2 e300
0014f3 2e30
0014f4 e006
0014f5 943a
0014f6 f7f1
0014f7 943a
0014f8 950a
0014f9 f7d9
0014fa 903f
0014fb 910f
0014fc 943a
0014fd f791
0014fe 950a
0014ff f781
001500 e521
001501 e461
001502 940e 063a
001504 e004
001505 2e30
001506 e001
001507 930f
001508 923f
001509 e300
00150a 2e30
00150b e006
00150c 943a
00150d f7f1
00150e 943a
00150f 950a
001510 f7d9
001511 903f
001512 910f
001513 943a
001514 f791
001515 950a
001516 f781
001517 e420
001518 e461
001519 940e 063a
00151b e004
00151c 2e30
00151d e001
00151e 930f
00151f 923f
001520 e300
001521 2e30
001522 e006
001523 943a
001524 f7f1
001525 943a
001526 950a
001527 f7d9
001528 903f
001529 910f
00152a 943a
00152b f791
00152c 950a
00152d f781
00152e e326
00152f e461
001530 940e 063a
001532 e004
001533 2e30
001534 e001
001535 930f
001536 923f
001537 e300
001538 2e30
001539 e006
00153a 943a
00153b f7f1
00153c 943a
00153d 950a
00153e f7d9
00153f 903f
001540 910f
001541 943a
001542 f791
001543 950a
001544 f781
001545 e228
001546 ea6a
001547 940e 063a
001549 e224
00154a ec68
00154b 940e 063a                 	CELEBRATE_song
00154d 940e 0171
00154f e0ea
001550 e0f4
001551 940e 0523
001553 e1ec
001554 e0f4
001555 e420
001556 940e 017d
001558 940e 0523                 	DISPLAY2 strclue1a, strclue1b
00155a ea00
00155b 2e30
00155c e100
00155d 930f
00155e 923f
00155f e300
001560 2e30
001561 e006
001562 943a
001563 f7f1
001564 943a
001565 950a
001566 f7d9
001567 903f
001568 910f
001569 943a
00156a f791
00156b 950a
00156c f781                      	WAIT_MS 4000
00156d 940c 072c                 	jmp main_loop
                                 trivia_lost:
00156f 940e 0171
001571 eae0
001572 e0f4
001573 940e 0523
001575 ebe2
001576 e0f4
001577 e420
001578 940e 017d
00157a 940e 0523                 	DISPLAY2 strlose1, strlose2
00157c e323
00157d e466
00157e 940e 063a
001580 e30c
001581 2e30
001582 e001
001583 930f
001584 923f
001585 e300
001586 2e30
001587 e006
001588 943a
001589 f7f1
00158a 943a
00158b 950a
00158c f7d9
00158d 903f
00158e 910f
00158f 943a
001590 f791
001591 950a
001592 f781
001593 e224
001594 e466
001595 940e 063a
001597 e50a
001598 2e30
001599 e001
00159a 930f
00159b 923f
00159c e300
00159d 2e30
00159e e006
00159f 943a
0015a0 f7f1
0015a1 943a
0015a2 950a
0015a3 f7d9
0015a4 903f
0015a5 910f
0015a6 943a
0015a7 f791
0015a8 950a
0015a9 f781
0015aa e224
0015ab e466
0015ac 940e 063a
0015ae e50a
0015af 2e30
0015b0 e001
0015b1 930f
0015b2 923f
0015b3 e300
0015b4 2e30
0015b5 e006
0015b6 943a
0015b7 f7f1
0015b8 943a
0015b9 950a
0015ba f7d9
0015bb 903f
0015bc 910f
0015bd 943a
0015be f791
0015bf 950a
0015c0 f781
0015c1 e224
0015c2 e466
0015c3 940e 063a
0015c5 e50a
0015c6 2e30
0015c7 e001
0015c8 930f
0015c9 923f
0015ca e300
0015cb 2e30
0015cc e006
0015cd 943a
0015ce f7f1
0015cf 943a
0015d0 950a
0015d1 f7d9
0015d2 903f
0015d3 910f
0015d4 943a
0015d5 f791
0015d6 950a
0015d7 f781
0015d8 e224
0015d9 e466
0015da 940e 063a
0015dc e004
0015dd 2e30
0015de e001
0015df 930f
0015e0 923f
0015e1 e300
0015e2 2e30
0015e3 e006
0015e4 943a
0015e5 f7f1
0015e6 943a
0015e7 950a
0015e8 f7d9
0015e9 903f
0015ea 910f
0015eb 943a
0015ec f791
0015ed 950a
0015ee f781
0015ef e226
0015f0 e466
0015f1 940e 063a
0015f3 e004
0015f4 2e30
0015f5 e001
0015f6 930f
0015f7 923f
0015f8 e300
0015f9 2e30
0015fa e006
0015fb 943a
0015fc f7f1
0015fd 943a
0015fe 950a
0015ff f7d9
001600 903f
001601 910f
001602 943a
001603 f791
001604 950a
001605 f781
001606 e22a
001607 e466
001608 940e 063a
00160a e004
00160b 2e30
00160c e001
00160d 930f
00160e 923f
00160f e300
001610 2e30
001611 e006
001612 943a
001613 f7f1
001614 943a
001615 950a
001616 f7d9
001617 903f
001618 910f
001619 943a
00161a f791
00161b 950a
00161c f781
00161d e320
00161e e86c
00161f 940e 063a
001621 eb0c
001622 2e30
001623 e003
001624 930f
001625 923f
001626 e300
001627 2e30
001628 e006
001629 943a
00162a f7f1
00162b 943a
00162c 950a
00162d f7d9
00162e 903f
00162f 910f
001630 943a
001631 f791
001632 950a
001633 f781
001634 e320
001635 e664
001636 940e 063a
001638 e420
001639 e664
00163a 940e 063a
00163c e42c
00163d e664
00163e 940e 063a
001640 e326
001641 e664
001642 940e 063a
001644 e320
001645 e664
001646 940e 063a
001648 e326
001649 e664
00164a 940e 063a
00164c e32c
00164d e664
00164e 940e 063a
001650 e326
001651 e664
001652 940e 063a
001654 e32c
001655 e664
001656 940e 063a
001658 e420
001659 e560
00165a 940e 063a
00165c e428
00165d e36c
00165e 940e 063a
001660 e420
001661 e966
001662 940e 063a                 	LOSE_SONG
001664 940c 072c                 	jmp main_loop
                                 
                                 lava:
001666 940e 0171
001668 e7e0
001669 e0f3
00166a 940e 0523
00166c e9e4
00166d e0f3
00166e e420
00166f 940e 017d
001671 940e 0523                 	DISPLAY2 strwelcome, strlava
001673 ed00
001674 2e30
001675 e008
001676 930f
001677 923f
001678 e300
001679 2e30
00167a e006
00167b 943a
00167c f7f1
00167d 943a
00167e 950a
00167f f7d9
001680 903f
001681 910f
001682 943a
001683 f791
001684 950a
001685 f781                      	WAIT_MS 2000
001686 940e 0171
001688 efea
001689 e0f3
00168a 940e 0523                 	DISPLAY1 strlava2
00168c ed00
00168d 2e30
00168e e008
00168f 930f
001690 923f
001691 e300
001692 2e30
001693 e006
001694 943a
001695 f7f1
001696 943a
001697 950a
001698 f7d9
001699 903f
00169a 910f
00169b 943a
00169c f791
00169d 950a
00169e f781                      	WAIT_MS 2000
                                 	; start counter of game wins
00169f e000
0016a0 2e90                      	_LDI c1, 0x00
0016a1 940e 0171
0016a3 efe2
0016a4 e0f8
0016a5 940e 0523                 	DISPLAY1 strlava3
0016a7 ed00
0016a8 2e30
0016a9 e008
0016aa 930f
0016ab 923f
0016ac e300
0016ad 2e30
0016ae e006
0016af 943a
0016b0 f7f1
0016b1 943a
0016b2 950a
0016b3 f7d9
0016b4 903f
0016b5 910f
0016b6 943a
0016b7 f791
0016b8 950a
0016b9 f781                      	WAIT_MS 2000
                                  ; add at least 0.5C
0016ba 940e 06af                 	call reset_wire
0016bc 196c                      	sub b0, d0 ;compare final value with intial one
0016bd 097d                      	sbc b1, d1
0016be e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
0016bf e030                      	ldi a1, 0x00
0016c0 1762                      	cp b0, a0
0016c1 0773                      	cpc b1, a1
0016c2 f00a                      	brmi PC+2
0016c3 940c 16c7                 	jmp win1
0016c5 940c 16f2                 	jmp lost1
                                 win1:
0016c7 940e 0171
0016c9 e2e8
0016ca e0f9
0016cb 940e 0523                 	DISPLAY1 strlavawin1
0016cd ef04
0016ce 2e30
0016cf e002
0016d0 930f
0016d1 923f
0016d2 e300
0016d3 2e30
0016d4 e006
0016d5 943a
0016d6 f7f1
0016d7 943a
0016d8 950a
0016d9 f7d9
0016da 903f
0016db 910f
0016dc 943a
0016dd f791
0016de 950a
0016df f781
0016e0 e22d
0016e1 e46b
0016e2 940e 063a
0016e4 e329
0016e5 e46b
0016e6 940e 063a
0016e8 e22d
0016e9 e46b
0016ea 940e 063a
0016ec e329
0016ed 940e 063a                 	CORRECT_SONG
0016ef 9493                      	inc c1
0016f0 940c 1714                 	jmp task2
                                 lost1:
0016f2 940e 0171
0016f4 e4ec
0016f5 e0f9
0016f6 940e 0523                 	DISPLAY1 strlavalost
0016f8 ef04
0016f9 2e30
0016fa e002
0016fb 930f
0016fc 923f
0016fd e300
0016fe 2e30
0016ff e006
001700 943a
001701 f7f1
001702 943a
001703 950a
001704 f7d9
001705 903f
001706 910f
001707 943a
001708 f791
001709 950a
00170a f781
00170b ec21
00170c e16e
00170d 940e 063a
00170f ec21
001710 940e 063a                 	INCORRECT_SONG
001712 940c 1714                 	jmp task2
                                 task2:
001714 940e 0171
001716 e0e4
001717 e0f9
001718 940e 0523                 	DISPLAY1 strlava4
00171a ed00
00171b 2e30
00171c e008
00171d 930f
00171e 923f
00171f e300
001720 2e30
001721 e006
001722 943a
001723 f7f1
001724 943a
001725 950a
001726 f7d9
001727 903f
001728 910f
001729 943a
00172a f791
00172b 950a
00172c f781                      	WAIT_MS 2000
                                  ; add at least 0.5-1C
00172d 940e 06af                 	call reset_wire
00172f 196c                      	sub b0, d0 ;compare final value with intial one
001730 097d                      	sbc b1, d1
001731 e028                      	ldi a0, 0x08 ; 0x0008 = +0.5 degree. Goal to reach
001732 e030                      	ldi a1, 0x00
001733 1762                      	cp b0, a0
001734 0773                      	cpc b1, a1
001735 f1a2                      	brmi lost2a
001736 e120                      	ldi a0, 0x10 ; 0x0008 = +0.5 degree. Goal to reach
001737 e030                      	ldi a1, 0x00
001738 1b62                      	sub b0, a0
001739 0b73                      	sbc b1, a1
00173a f00a                      	brmi PC+2
00173b 940c 178c                 	jmp lost2b
                                 win2:
00173d 940e 015b                 	call LCD_clear
00173f 940e 0171
001741 e2e8
001742 e0f9
001743 940e 0523                 	DISPLAY1 strlavawin1
001745 ef04
001746 2e30
001747 e002
001748 930f
001749 923f
00174a e300
00174b 2e30
00174c e006
00174d 943a
00174e f7f1
00174f 943a
001750 950a
001751 f7d9
001752 903f
001753 910f
001754 943a
001755 f791
001756 950a
001757 f781
001758 e22d
001759 e46b
00175a 940e 063a
00175c e329
00175d e46b
00175e 940e 063a
001760 e22d
001761 e46b
001762 940e 063a
001764 e329
001765 940e 063a                 	CORRECT_SONG
001767 9493                      	inc c1
001768 940c 17ae                 	jmp task3
                                 lost2a:
00176a 940e 0171
00176c e4ec
00176d e0f9
00176e 940e 0523                 	DISPLAY1 strlavalost
001770 ef04
001771 2e30
001772 e002
001773 930f
001774 923f
001775 e300
001776 2e30
001777 e006
001778 943a
001779 f7f1
00177a 943a
00177b 950a
00177c f7d9
00177d 903f
00177e 910f
00177f 943a
001780 f791
001781 950a
001782 f781
001783 ec21
001784 e16e
001785 940e 063a
001787 ec21
001788 940e 063a                 	INCORRECT_SONG
00178a 940c 17ae                 	jmp task3
                                 lost2b:
00178c 940e 0171
00178e e5ee
00178f e0f9
001790 940e 0523                 	DISPLAY1 strlavahot
001792 ef04
001793 2e30
001794 e002
001795 930f
001796 923f
001797 e300
001798 2e30
001799 e006
00179a 943a
00179b f7f1
00179c 943a
00179d 950a
00179e f7d9
00179f 903f
0017a0 910f
0017a1 943a
0017a2 f791
0017a3 950a
0017a4 f781
0017a5 ec21
0017a6 e16e
0017a7 940e 063a
0017a9 ec21
0017aa 940e 063a                 	INCORRECT_SONG
0017ac 940c 17ae                 	jmp task3
                                 task3:
0017ae 940e 0171
0017b0 e1e6
0017b1 e0f9
0017b2 940e 0523                 	DISPLAY1 strlava5
0017b4 ed00
0017b5 2e30
0017b6 e008
0017b7 930f
0017b8 923f
0017b9 e300
0017ba 2e30
0017bb e006
0017bc 943a
0017bd f7f1
0017be 943a
0017bf 950a
0017c0 f7d9
0017c1 903f
0017c2 910f
0017c3 943a
0017c4 f791
0017c5 950a
0017c6 f781                      	WAIT_MS 2000
                                  ; add at least 1C
0017c7 940e 06af                 	call reset_wire
0017c9 196c                      	sub b0, d0 ;compare final value with intial one
0017ca 097d                      	sbc b1, d1
0017cb e120                      	ldi a0, 0x10 ; 0x0010 = +1 degree. Goal to reach
0017cc e030                      	ldi a1, 0x00
0017cd 1762                      	cp b0, a0
0017ce 0773                      	cpc b1, a1
0017cf f15a                      	brmi lost3
                                 win3:
0017d0 940e 0171
0017d2 e2e8
0017d3 e0f9
0017d4 940e 0523                 	DISPLAY1 strlavawin1
0017d6 ef04
0017d7 2e30
0017d8 e002
0017d9 930f
0017da 923f
0017db e300
0017dc 2e30
0017dd e006
0017de 943a
0017df f7f1
0017e0 943a
0017e1 950a
0017e2 f7d9
0017e3 903f
0017e4 910f
0017e5 943a
0017e6 f791
0017e7 950a
0017e8 f781
0017e9 e22d
0017ea e46b
0017eb 940e 063a
0017ed e329
0017ee e46b
0017ef 940e 063a
0017f1 e22d
0017f2 e46b
0017f3 940e 063a
0017f5 e329
0017f6 940e 063a                 	CORRECT_SONG
0017f8 9493                      	inc c1
0017f9 940c 181d                 	jmp end_game
                                 lost3:
0017fb 940e 0171
0017fd e4ec
0017fe e0f9
0017ff 940e 0523                 	DISPLAY1 strlavalost
001801 ef04
001802 2e30
001803 e002
001804 930f
001805 923f
001806 e300
001807 2e30
001808 e006
001809 943a
00180a f7f1
00180b 943a
00180c 950a
00180d f7d9
00180e 903f
00180f 910f
001810 943a
001811 f791
001812 950a
001813 f781
001814 ec21
001815 e16e
001816 940e 063a
001818 ec21
001819 940e 063a                 	INCORRECT_SONG
00181b 940c 181d                 	jmp end_game
                                 end_game:
00181d e002                      	ldi w, 0x02
00181e 1690                      	cp c1, w
00181f f410                      	brsh lava_won
001820 940c 1a16                 	jmp lava_lost
                                 lava_won:
001822 940e 0171
001824 e2e8
001825 e0f9
001826 940e 0523
001828 e3ea
001829 e0f9
00182a e420
00182b 940e 017d
00182d 940e 0523                     DISPLAY2 strlavawin1, strlavawin2
00182f e620
001830 e461
001831 940e 063a
001833 e004
001834 2e30
001835 e001
001836 930f
001837 923f
001838 e300
001839 2e30
00183a e006
00183b 943a
00183c f7f1
00183d 943a
00183e 950a
00183f f7d9
001840 903f
001841 910f
001842 943a
001843 f791
001844 950a
001845 f781
001846 e820
001847 e461
001848 940e 063a
00184a e004
00184b 2e30
00184c e001
00184d 930f
00184e 923f
00184f e300
001850 2e30
001851 e006
001852 943a
001853 f7f1
001854 943a
001855 950a
001856 f7d9
001857 903f
001858 910f
001859 943a
00185a f791
00185b 950a
00185c f781
00185d e620
00185e e461
00185f 940e 063a
001861 e004
001862 2e30
001863 e001
001864 930f
001865 923f
001866 e300
001867 2e30
001868 e006
001869 943a
00186a f7f1
00186b 943a
00186c 950a
00186d f7d9
00186e 903f
00186f 910f
001870 943a
001871 f791
001872 950a
001873 f781
001874 e42c
001875 e461
001876 940e 063a
001878 e004
001879 2e30
00187a e001
00187b 930f
00187c 923f
00187d e300
00187e 2e30
00187f e006
001880 943a
001881 f7f1
001882 943a
001883 950a
001884 f7d9
001885 903f
001886 910f
001887 943a
001888 f791
001889 950a
00188a f781
00188b e420
00188c e461
00188d 940e 063a
00188f e004
001890 2e30
001891 e001
001892 930f
001893 923f
001894 e300
001895 2e30
001896 e006
001897 943a
001898 f7f1
001899 943a
00189a 950a
00189b f7d9
00189c 903f
00189d 910f
00189e 943a
00189f f791
0018a0 950a
0018a1 f781
0018a2 e320
0018a3 e461
0018a4 940e 063a
0018a6 e004
0018a7 2e30
0018a8 e001
0018a9 930f
0018aa 923f
0018ab e300
0018ac 2e30
0018ad e006
0018ae 943a
0018af f7f1
0018b0 943a
0018b1 950a
0018b2 f7d9
0018b3 903f
0018b4 910f
0018b5 943a
0018b6 f791
0018b7 950a
0018b8 f781
0018b9 e226
0018ba ea6a
0018bb 940e 063a
0018bd e320
0018be ea6a
0018bf 940e 063a
0018c1 e302
0018c2 2e30
0018c3 e001
0018c4 930f
0018c5 923f
0018c6 e300
0018c7 2e30
0018c8 e006
0018c9 943a
0018ca f7f1
0018cb 943a
0018cc 950a
0018cd f7d9
0018ce 903f
0018cf 910f
0018d0 943a
0018d1 f791
0018d2 950a
0018d3 f781
0018d4 e52b
0018d5 e461
0018d6 940e 063a
0018d8 e004
0018d9 2e30
0018da e001
0018db 930f
0018dc 923f
0018dd e300
0018de 2e30
0018df e006
0018e0 943a
0018e1 f7f1
0018e2 943a
0018e3 950a
0018e4 f7d9
0018e5 903f
0018e6 910f
0018e7 943a
0018e8 f791
0018e9 950a
0018ea f781
0018eb e729
0018ec e461
0018ed 940e 063a
0018ef e004
0018f0 2e30
0018f1 e001
0018f2 930f
0018f3 923f
0018f4 e300
0018f5 2e30
0018f6 e006
0018f7 943a
0018f8 f7f1
0018f9 943a
0018fa 950a
0018fb f7d9
0018fc 903f
0018fd 910f
0018fe 943a
0018ff f791
001900 950a
001901 f781
001902 e52b
001903 e461
001904 940e 063a
001906 e004
001907 2e30
001908 e001
001909 930f
00190a 923f
00190b e300
00190c 2e30
00190d e006
00190e 943a
00190f f7f1
001910 943a
001911 950a
001912 f7d9
001913 903f
001914 910f
001915 943a
001916 f791
001917 950a
001918 f781
001919 e428
00191a e461
00191b 940e 063a
00191d e004
00191e 2e30
00191f e001
001920 930f
001921 923f
001922 e300
001923 2e30
001924 e006
001925 943a
001926 f7f1
001927 943a
001928 950a
001929 f7d9
00192a 903f
00192b 910f
00192c 943a
00192d f791
00192e 950a
00192f f781
001930 e12e
001931 e461
001932 940e 063a
001934 e004
001935 2e30
001936 e001
001937 930f
001938 923f
001939 e300
00193a 2e30
00193b e006
00193c 943a
00193d f7f1
00193e 943a
00193f 950a
001940 f7d9
001941 903f
001942 910f
001943 943a
001944 f791
001945 950a
001946 f781
001947 e22d
001948 e461
001949 940e 063a
00194b e004
00194c 2e30
00194d e001
00194e 930f
00194f 923f
001950 e300
001951 2e30
001952 e006
001953 943a
001954 f7f1
001955 943a
001956 950a
001957 f7d9
001958 903f
001959 910f
00195a 943a
00195b f791
00195c 950a
00195d f781
00195e e224
00195f ea6a
001960 940e 063a
001962 e22d
001963 ea6a
001964 940e 063a
001966 e302
001967 2e30
001968 e001
001969 930f
00196a 923f
00196b e300
00196c 2e30
00196d e006
00196e 943a
00196f f7f1
001970 943a
001971 950a
001972 f7d9
001973 903f
001974 910f
001975 943a
001976 f791
001977 950a
001978 f781
001979 e521
00197a e461
00197b 940e 063a
00197d e004
00197e 2e30
00197f e001
001980 930f
001981 923f
001982 e300
001983 2e30
001984 e006
001985 943a
001986 f7f1
001987 943a
001988 950a
001989 f7d9
00198a 903f
00198b 910f
00198c 943a
00198d f791
00198e 950a
00198f f781
001990 e62c
001991 e461
001992 940e 063a
001994 e004
001995 2e30
001996 e001
001997 930f
001998 923f
001999 e300
00199a 2e30
00199b e006
00199c 943a
00199d f7f1
00199e 943a
00199f 950a
0019a0 f7d9
0019a1 903f
0019a2 910f
0019a3 943a
0019a4 f791
0019a5 950a
0019a6 f781
0019a7 e521
0019a8 e461
0019a9 940e 063a
0019ab e004
0019ac 2e30
0019ad e001
0019ae 930f
0019af 923f
0019b0 e300
0019b1 2e30
0019b2 e006
0019b3 943a
0019b4 f7f1
0019b5 943a
0019b6 950a
0019b7 f7d9
0019b8 903f
0019b9 910f
0019ba 943a
0019bb f791
0019bc 950a
0019bd f781
0019be e420
0019bf e461
0019c0 940e 063a
0019c2 e004
0019c3 2e30
0019c4 e001
0019c5 930f
0019c6 923f
0019c7 e300
0019c8 2e30
0019c9 e006
0019ca 943a
0019cb f7f1
0019cc 943a
0019cd 950a
0019ce f7d9
0019cf 903f
0019d0 910f
0019d1 943a
0019d2 f791
0019d3 950a
0019d4 f781
0019d5 e326
0019d6 e461
0019d7 940e 063a
0019d9 e004
0019da 2e30
0019db e001
0019dc 930f
0019dd 923f
0019de e300
0019df 2e30
0019e0 e006
0019e1 943a
0019e2 f7f1
0019e3 943a
0019e4 950a
0019e5 f7d9
0019e6 903f
0019e7 910f
0019e8 943a
0019e9 f791
0019ea 950a
0019eb f781
0019ec e228
0019ed ea6a
0019ee 940e 063a
0019f0 e224
0019f1 ec68
0019f2 940e 063a                 	CELEBRATE_song
0019f4 940e 0171
0019f6 e3e0
0019f7 e0f4
0019f8 940e 0523
0019fa e4e2
0019fb e0f4
0019fc e420
0019fd 940e 017d
0019ff 940e 0523                 	DISPLAY2 strclue2a, strclue2b
001a01 ea00
001a02 2e30
001a03 e100
001a04 930f
001a05 923f
001a06 e300
001a07 2e30
001a08 e006
001a09 943a
001a0a f7f1
001a0b 943a
001a0c 950a
001a0d f7d9
001a0e 903f
001a0f 910f
001a10 943a
001a11 f791
001a12 950a
001a13 f781                      	WAIT_MS 4000
001a14 940c 072c                 	jmp main_loop
                                 lava_lost:
001a16 940e 0171
001a18 eae0
001a19 e0f4
001a1a 940e 0523
001a1c ebe2
001a1d e0f4
001a1e e420
001a1f 940e 017d
001a21 940e 0523                 	DISPLAY2 strlose1, strlose2
001a23 e323
001a24 e466
001a25 940e 063a
001a27 e30c
001a28 2e30
001a29 e001
001a2a 930f
001a2b 923f
001a2c e300
001a2d 2e30
001a2e e006
001a2f 943a
001a30 f7f1
001a31 943a
001a32 950a
001a33 f7d9
001a34 903f
001a35 910f
001a36 943a
001a37 f791
001a38 950a
001a39 f781
001a3a e224
001a3b e466
001a3c 940e 063a
001a3e e50a
001a3f 2e30
001a40 e001
001a41 930f
001a42 923f
001a43 e300
001a44 2e30
001a45 e006
001a46 943a
001a47 f7f1
001a48 943a
001a49 950a
001a4a f7d9
001a4b 903f
001a4c 910f
001a4d 943a
001a4e f791
001a4f 950a
001a50 f781
001a51 e224
001a52 e466
001a53 940e 063a
001a55 e50a
001a56 2e30
001a57 e001
001a58 930f
001a59 923f
001a5a e300
001a5b 2e30
001a5c e006
001a5d 943a
001a5e f7f1
001a5f 943a
001a60 950a
001a61 f7d9
001a62 903f
001a63 910f
001a64 943a
001a65 f791
001a66 950a
001a67 f781
001a68 e224
001a69 e466
001a6a 940e 063a
001a6c e50a
001a6d 2e30
001a6e e001
001a6f 930f
001a70 923f
001a71 e300
001a72 2e30
001a73 e006
001a74 943a
001a75 f7f1
001a76 943a
001a77 950a
001a78 f7d9
001a79 903f
001a7a 910f
001a7b 943a
001a7c f791
001a7d 950a
001a7e f781
001a7f e224
001a80 e466
001a81 940e 063a
001a83 e004
001a84 2e30
001a85 e001
001a86 930f
001a87 923f
001a88 e300
001a89 2e30
001a8a e006
001a8b 943a
001a8c f7f1
001a8d 943a
001a8e 950a
001a8f f7d9
001a90 903f
001a91 910f
001a92 943a
001a93 f791
001a94 950a
001a95 f781
001a96 e226
001a97 e466
001a98 940e 063a
001a9a e004
001a9b 2e30
001a9c e001
001a9d 930f
001a9e 923f
001a9f e300
001aa0 2e30
001aa1 e006
001aa2 943a
001aa3 f7f1
001aa4 943a
001aa5 950a
001aa6 f7d9
001aa7 903f
001aa8 910f
001aa9 943a
001aaa f791
001aab 950a
001aac f781
001aad e22a
001aae e466
001aaf 940e 063a
001ab1 e004
001ab2 2e30
001ab3 e001
001ab4 930f
001ab5 923f
001ab6 e300
001ab7 2e30
001ab8 e006
001ab9 943a
001aba f7f1
001abb 943a
001abc 950a
001abd f7d9
001abe 903f
001abf 910f
001ac0 943a
001ac1 f791
001ac2 950a
001ac3 f781
001ac4 e320
001ac5 e86c
001ac6 940e 063a
001ac8 eb0c
001ac9 2e30
001aca e003
001acb 930f
001acc 923f
001acd e300
001ace 2e30
001acf e006
001ad0 943a
001ad1 f7f1
001ad2 943a
001ad3 950a
001ad4 f7d9
001ad5 903f
001ad6 910f
001ad7 943a
001ad8 f791
001ad9 950a
001ada f781
001adb e320
001adc e664
001add 940e 063a
001adf e420
001ae0 e664
001ae1 940e 063a
001ae3 e42c
001ae4 e664
001ae5 940e 063a
001ae7 e326
001ae8 e664
001ae9 940e 063a
001aeb e320
001aec e664
001aed 940e 063a
001aef e326
001af0 e664
001af1 940e 063a
001af3 e32c
001af4 e664
001af5 940e 063a
001af7 e326
001af8 e664
001af9 940e 063a
001afb e32c
001afc e664
001afd 940e 063a
001aff e420
001b00 e560
001b01 940e 063a
001b03 e428
001b04 e36c
001b05 940e 063a
001b07 e420
001b08 e966
001b09 940e 063a                 	LOSE_SONG
001b0b 940c 072c                 	jmp main_loop
                                 
                                 
                                 dance:
                                 sequence1:
001b0d 940e 0171
001b0f e7e0
001b10 e0f3
001b11 940e 0523
001b13 eae6
001b14 e0f3
001b15 e420
001b16 940e 017d
001b18 940e 0523                 	DISPLAY2 strwelcome, strdance
001b1a ed00
001b1b 2e30
001b1c e008
001b1d 930f
001b1e 923f
001b1f e300
001b20 2e30
001b21 e006
001b22 943a
001b23 f7f1
001b24 943a
001b25 950a
001b26 f7d9
001b27 903f
001b28 910f
001b29 943a
001b2a f791
001b2b 950a
001b2c f781                      	WAIT_MS 2000
001b2d 940e 0171
001b2f e7e0
001b30 e0f9
001b31 940e 0523
001b33 e8e0
001b34 e0f9
001b35 e420
001b36 940e 017d
001b38 940e 0523                 	DISPLAY2 strdance2, strdance3
001b3a ed00
001b3b 2e30
001b3c e008
001b3d 930f
001b3e 923f
001b3f e300
001b40 2e30
001b41 e006
001b42 943a
001b43 f7f1
001b44 943a
001b45 950a
001b46 f7d9
001b47 903f
001b48 910f
001b49 943a
001b4a f791
001b4b 950a
001b4c f781                      	WAIT_MS 2000
001b4d 940e 0171
001b4f e9e0
001b50 e0f9
001b51 940e 0523
001b53 eae2
001b54 e0f9
001b55 e420
001b56 940e 017d
001b58 940e 0523                 	DISPLAY2 strdance4, strdance5
001b5a ed00
001b5b 2e30
001b5c e008
001b5d 930f
001b5e 923f
001b5f e300
001b60 2e30
001b61 e006
001b62 943a
001b63 f7f1
001b64 943a
001b65 950a
001b66 f7d9
001b67 903f
001b68 910f
001b69 943a
001b6a f791
001b6b 950a
001b6c f781                      	WAIT_MS 2000
001b6d 940e 0171
001b6f ebe4
001b70 e0f9
001b71 940e 0523
001b73 e1e0
001b74 e0fa
001b75 e420
001b76 940e 017d
001b78 940e 0523                 	DISPLAY2 strdance_game1, strdance_
001b7a ed00
001b7b 2e30
001b7c e008
001b7d 930f
001b7e 923f
001b7f e300
001b80 2e30
001b81 e006
001b82 943a
001b83 f7f1
001b84 943a
001b85 950a
001b86 f7d9
001b87 903f
001b88 910f
001b89 943a
001b8a f791
001b8b 950a
001b8c f781                      	WAIT_MS 2000
001b8d 940e 015b                 	call LCD_clear
001b8f e40f
001b90 2e40
001b91 e001
001b92 2e50
001b93 940e 052b                 	PRINTF LCD
001b95 2a2a
001b96 2a2a
001b97 2a2a
001b98 2a2a
001b99 2a2a
001b9a 2a2a
001b9b 2a2a
001b9c 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(439): warning: .cseg .db misalignment - padding zero byte
001b9d 0000                      .db	"****************",0
001b9e e420
001b9f 940e 017d                 	CA LCD_pos, $40
001ba1 e40f
001ba2 2e40
001ba3 e001
001ba4 2e50
001ba5 940e 052b                 	PRINTF LCD
001ba7 2a2a
001ba8 2a2a
001ba9 2a2a
001baa 2a2a
001bab 2a2a
001bac 2a2a
001bad 2a2a
001bae 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(442): warning: .cseg .db misalignment - padding zero byte
001baf 0000                      .db	"****************",0
001bb0 e000
001bb1 2e90                      	_LDI c1, 0 ; counter for each game
001bb2 e000
001bb3 2ea0                      	_LDI c2, 0 ; overall counter
001bb4 940e 0113                 	call reset_kpd
001bb6 940e 227a                 	call check_reset
001bb8 94e8
001bb9 ece6
001bba e0f9
001bbb 95c8
001bbc 1520
001bbd f409
001bbe 9468                      	COMPARE game1answer1, a0
001bbf f40e                      	brtc PC+2
001bc0 9493                      	inc c1
001bc1 e420
001bc2 940e 017d                 	CA LCD_pos, $40
001bc4 e40f
001bc5 2e40
001bc6 e001
001bc7 2e50
001bc8 940e 052b                 	PRINTF LCD
001bca 2a2a
001bcb 2a2a
001bcc 2a2a
001bcd 1685
001bce 2a2a
001bcf 2a2a
001bd0 2a2a
001bd1 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(452): warning: .cseg .db misalignment - padding zero byte
001bd2 0000                      .db	"******",FSTR,b,"********",0
001bd3 e427
001bd4 940e 017d                 	CA LCD_pos, $47 
001bd6 940e 0113                 	call reset_kpd
001bd8 940e 227a                 	call check_reset
001bda 94e8
001bdb ece8
001bdc e0f9
001bdd 95c8
001bde 1520
001bdf f409
001be0 9468                      	COMPARE game1answer2, a0
001be1 f40e                      	brtc PC+2
001be2 9493                      	inc c1
001be3 e40f
001be4 2e40
001be5 e001
001be6 2e50
001be7 940e 052b                 	PRINTF LCD
001be9 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(460): warning: .cseg .db misalignment - padding zero byte
001bea 0000                      .db	FSTR,b,0
001beb e428
001bec 940e 017d                 	CA LCD_pos, $48 
001bee 940e 0113                 	call reset_kpd
001bf0 940e 227a                 	call check_reset
001bf2 94e8
001bf3 ecea
001bf4 e0f9
001bf5 95c8
001bf6 1520
001bf7 f409
001bf8 9468                      	COMPARE game1answer3, a0
001bf9 f40e                      	brtc PC+2
001bfa 9493                      	inc c1
001bfb e40f
001bfc 2e40
001bfd e001
001bfe 2e50
001bff 940e 052b                 	PRINTF LCD
001c01 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(468): warning: .cseg .db misalignment - padding zero byte
001c02 0000                      .db	FSTR,b,0
001c03 ed00
001c04 2e30
001c05 e008
001c06 930f
001c07 923f
001c08 e300
001c09 2e30
001c0a e006
001c0b 943a
001c0c f7f1
001c0d 943a
001c0e 950a
001c0f f7d9
001c10 903f
001c11 910f
001c12 943a
001c13 f791
001c14 950a
001c15 f781                      	WAIT_MS 2000
001c16 e003
001c17 1690                      	_CPI c1, 3
001c18 f411                      	brne lose_1
001c19 940c 1c36                 	jmp win_1
                                 lose_1:
001c1b 940e 0171
001c1d ece8
001c1e e0f3
001c1f 940e 0523                 	DISPLAY1 strfalse
001c21 ed00
001c22 2e30
001c23 e008
001c24 930f
001c25 923f
001c26 e300
001c27 2e30
001c28 e006
001c29 943a
001c2a f7f1
001c2b 943a
001c2c 950a
001c2d f7d9
001c2e 903f
001c2f 910f
001c30 943a
001c31 f791
001c32 950a
001c33 f781                      	WAIT_MS 2000
001c34 940c 1c52                 	jmp sequence2
                                 win_1:
001c36 940e 0171
001c38 ebe6
001c39 e0f3
001c3a 940e 0523                 	DISPLAY1 strcorrect
001c3c ed00
001c3d 2e30
001c3e e008
001c3f 930f
001c40 923f
001c41 e300
001c42 2e30
001c43 e006
001c44 943a
001c45 f7f1
001c46 943a
001c47 950a
001c48 f7d9
001c49 903f
001c4a 910f
001c4b 943a
001c4c f791
001c4d 950a
001c4e f781                      	WAIT_MS 2000
001c4f 94a3                      	inc c2
001c50 940c 1c52                 	jmp sequence2
                                 sequence2:
001c52 e000
001c53 2e90                      	_LDI c1, 0 ; counter for each game
001c54 940e 0171
001c56 e9e0
001c57 e0f9
001c58 940e 0523
001c5a eae2
001c5b e0f9
001c5c e420
001c5d 940e 017d
001c5f 940e 0523                 	DISPLAY2 strdance4, strdance5
001c61 ed00
001c62 2e30
001c63 e008
001c64 930f
001c65 923f
001c66 e300
001c67 2e30
001c68 e006
001c69 943a
001c6a f7f1
001c6b 943a
001c6c 950a
001c6d f7d9
001c6e 903f
001c6f 910f
001c70 943a
001c71 f791
001c72 950a
001c73 f781                      	WAIT_MS 2000
001c74 940e 0171
001c76 ecec
001c77 e0f9
001c78 940e 0523
001c7a e1e0
001c7b e0fa
001c7c e420
001c7d 940e 017d
001c7f 940e 0523                 	DISPLAY2 strdance_game2, strdance_
001c81 ed00
001c82 2e30
001c83 e008
001c84 930f
001c85 923f
001c86 e300
001c87 2e30
001c88 e006
001c89 943a
001c8a f7f1
001c8b 943a
001c8c 950a
001c8d f7d9
001c8e 903f
001c8f 910f
001c90 943a
001c91 f791
001c92 950a
001c93 f781                      	WAIT_MS 2000
001c94 940e 015b                 	call LCD_clear
001c96 e40f
001c97 2e40
001c98 e001
001c99 2e50
001c9a 940e 052b                 	PRINTF LCD
001c9c 2a2a
001c9d 2a2a
001c9e 2a2a
001c9f 2a2a
001ca0 2a2a
001ca1 2a2a
001ca2 2a2a
001ca3 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(490): warning: .cseg .db misalignment - padding zero byte
001ca4 0000                      .db	"****************",0
001ca5 e420
001ca6 940e 017d                 	CA LCD_pos, $40
001ca8 e40f
001ca9 2e40
001caa e001
001cab 2e50
001cac 940e 052b                 	PRINTF LCD
001cae 2a2a
001caf 2a2a
001cb0 2a2a
001cb1 2a2a
001cb2 2a2a
001cb3 2a2a
001cb4 2a2a
001cb5 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(493): warning: .cseg .db misalignment - padding zero byte
001cb6 0000                      .db	"****************",0
001cb7 940e 0113                 	call reset_kpd
001cb9 940e 227a                 	call check_reset
001cbb 94e8
001cbc edee
001cbd e0f9
001cbe 95c8
001cbf 1520
001cc0 f409
001cc1 9468                      	COMPARE game2answer1, a0
001cc2 f40e                      	brtc PC+2
001cc3 9493                      	inc c1
001cc4 e420
001cc5 940e 017d                 	CA LCD_pos, $40
001cc7 e40f
001cc8 2e40
001cc9 e001
001cca 2e50
001ccb 940e 052b                 	PRINTF LCD
001ccd 2a2a
001cce 2a2a
001ccf 852a
001cd0 2a16
001cd1 2a2a
001cd2 2a2a
001cd3 2a2a
001cd4 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(501): warning: .cseg .db misalignment - padding zero byte
001cd5 0000                      .db	"*****",FSTR,b,"*********",0
001cd6 e426
001cd7 940e 017d                 	CA LCD_pos, $46
001cd9 940e 0113                 	call reset_kpd
001cdb 940e 227a                 	call check_reset
001cdd 94e8
001cde eee0
001cdf e0f9
001ce0 95c8
001ce1 1520
001ce2 f409
001ce3 9468                      	COMPARE game2answer2, a0
001ce4 f40e                      	brtc PC+2
001ce5 9493                      	inc c1
001ce6 e40f
001ce7 2e40
001ce8 e001
001ce9 2e50
001cea 940e 052b                 	PRINTF LCD
001cec 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(509): warning: .cseg .db misalignment - padding zero byte
001ced 0000                      .db	FSTR,b,0
001cee e427
001cef 940e 017d                 	CA LCD_pos, $47 
001cf1 940e 0113                 	call reset_kpd
001cf3 940e 227a                 	call check_reset
001cf5 94e8
001cf6 eee2
001cf7 e0f9
001cf8 95c8
001cf9 1520
001cfa f409
001cfb 9468                      	COMPARE game2answer3, a0
001cfc f40e                      	brtc PC+2
001cfd 9493                      	inc c1
001cfe e40f
001cff 2e40
001d00 e001
001d01 2e50
001d02 940e 052b                 	PRINTF LCD
001d04 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(517): warning: .cseg .db misalignment - padding zero byte
001d05 0000                      .db	FSTR,b,0
001d06 e428
001d07 940e 017d                 	CA LCD_pos, $48 
001d09 940e 0113                 	call reset_kpd
001d0b 940e 227a                 	call check_reset
001d0d 94e8
001d0e eee4
001d0f e0f9
001d10 95c8
001d11 1520
001d12 f409
001d13 9468                      	COMPARE game2answer4, a0
001d14 f40e                      	brtc PC+2
001d15 9493                      	inc c1
001d16 e40f
001d17 2e40
001d18 e001
001d19 2e50
001d1a 940e 052b                 	PRINTF LCD
001d1c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(525): warning: .cseg .db misalignment - padding zero byte
001d1d 0000                      .db	FSTR,b,0
001d1e e429
001d1f 940e 017d                 	CA LCD_pos, $49 
001d21 940e 0113                 	call reset_kpd
001d23 940e 227a                 	call check_reset
001d25 94e8
001d26 eee6
001d27 e0f9
001d28 95c8
001d29 1520
001d2a f409
001d2b 9468                      	COMPARE game2answer5, a0
001d2c f40e                      	brtc PC+2
001d2d 9493                      	inc c1
001d2e e40f
001d2f 2e40
001d30 e001
001d31 2e50
001d32 940e 052b                 	PRINTF LCD
001d34 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(533): warning: .cseg .db misalignment - padding zero byte
001d35 0000                      .db	FSTR,b,0
001d36 e42a
001d37 940e 017d                 CA LCD_pos, $4a 
001d39 940e 0113                 	call reset_kpd
001d3b 940e 227a                 	call check_reset
001d3d 94e8
001d3e eee8
001d3f e0f9
001d40 95c8
001d41 1520
001d42 f409
001d43 9468                      	COMPARE game2answer6, a0
001d44 f40e                      	brtc PC+2
001d45 9493                      	inc c1
001d46 e40f
001d47 2e40
001d48 e001
001d49 2e50
001d4a 940e 052b                 	PRINTF LCD
001d4c 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(541): warning: .cseg .db misalignment - padding zero byte
001d4d 0000                      .db	FSTR,b,0
001d4e ed00
001d4f 2e30
001d50 e008
001d51 930f
001d52 923f
001d53 e300
001d54 2e30
001d55 e006
001d56 943a
001d57 f7f1
001d58 943a
001d59 950a
001d5a f7d9
001d5b 903f
001d5c 910f
001d5d 943a
001d5e f791
001d5f 950a
001d60 f781                      	WAIT_MS 2000
001d61 e006
001d62 1690                      	_CPI c1, 6
001d63 f411                      	brne lose_2
001d64 940c 1d81                 	jmp win_2
                                 lose_2:
001d66 940e 0171
001d68 ece8
001d69 e0f3
001d6a 940e 0523                 	DISPLAY1 strfalse
001d6c ed00
001d6d 2e30
001d6e e008
001d6f 930f
001d70 923f
001d71 e300
001d72 2e30
001d73 e006
001d74 943a
001d75 f7f1
001d76 943a
001d77 950a
001d78 f7d9
001d79 903f
001d7a 910f
001d7b 943a
001d7c f791
001d7d 950a
001d7e f781                      	WAIT_MS 2000
001d7f 940c 1d9d                 	jmp sequence3
                                 win_2:
001d81 940e 0171
001d83 ebe6
001d84 e0f3
001d85 940e 0523                 	DISPLAY1 strcorrect
001d87 ed00
001d88 2e30
001d89 e008
001d8a 930f
001d8b 923f
001d8c e300
001d8d 2e30
001d8e e006
001d8f 943a
001d90 f7f1
001d91 943a
001d92 950a
001d93 f7d9
001d94 903f
001d95 910f
001d96 943a
001d97 f791
001d98 950a
001d99 f781                      	WAIT_MS 2000
001d9a 94a3                      	inc c2
001d9b 940c 1d9d                 	jmp sequence3
                                 sequence3:
001d9d e000
001d9e 2e90                      	_LDI c1, 0 ; counter for each game
001d9f 940e 0171
001da1 e9e0
001da2 e0f9
001da3 940e 0523
001da5 eae2
001da6 e0f9
001da7 e420
001da8 940e 017d
001daa 940e 0523                 	DISPLAY2 strdance4, strdance5
001dac ed00
001dad 2e30
001dae e008
001daf 930f
001db0 923f
001db1 e300
001db2 2e30
001db3 e006
001db4 943a
001db5 f7f1
001db6 943a
001db7 950a
001db8 f7d9
001db9 903f
001dba 910f
001dbb 943a
001dbc f791
001dbd 950a
001dbe f781                      	WAIT_MS 2000
001dbf 940e 0171
001dc1 eeea
001dc2 e0f9
001dc3 940e 0523
001dc5 e1e0
001dc6 e0fa
001dc7 e420
001dc8 940e 017d
001dca 940e 0523                 	DISPLAY2 strdance_game3, strdance_
001dcc ed00
001dcd 2e30
001dce e008
001dcf 930f
001dd0 923f
001dd1 e300
001dd2 2e30
001dd3 e006
001dd4 943a
001dd5 f7f1
001dd6 943a
001dd7 950a
001dd8 f7d9
001dd9 903f
001dda 910f
001ddb 943a
001ddc f791
001ddd 950a
001dde f781                      	WAIT_MS 2000
001ddf 940e 015b                 	call LCD_clear
001de1 e40f
001de2 2e40
001de3 e001
001de4 2e50
001de5 940e 052b                 	PRINTF LCD
001de7 2a2a
001de8 2a2a
001de9 2a2a
001dea 2a2a
001deb 2a2a
001dec 2a2a
001ded 2a2a
001dee 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(563): warning: .cseg .db misalignment - padding zero byte
001def 0000                      .db	"****************",0
001df0 e420
001df1 940e 017d                 	CA LCD_pos, $40
001df3 e40f
001df4 2e40
001df5 e001
001df6 2e50
001df7 940e 052b                 	PRINTF LCD
001df9 2a2a
001dfa 2a2a
001dfb 2a2a
001dfc 2a2a
001dfd 2a2a
001dfe 2a2a
001dff 2a2a
001e00 2a2a
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(566): warning: .cseg .db misalignment - padding zero byte
001e01 0000                      .db	"****************",0
001e02 940e 0113                 	call reset_kpd
001e04 940e 227a                 	call check_reset
001e06 94e8
001e07 efec
001e08 e0f9
001e09 95c8
001e0a 1520
001e0b f409
001e0c 9468                      	COMPARE game3answer1, a0
001e0d f40e                      	brtc PC+2
001e0e 9493                      	inc c1
001e0f e420
001e10 940e 017d                 	CA LCD_pos, $40
001e12 e40f
001e13 2e40
001e14 e001
001e15 2e50
001e16 940e 052b                 	PRINTF LCD
001e18 2a2a
001e19 852a
001e1a 2a16
001e1b 2a2a
001e1c 2a2a
001e1d 2a2a
001e1e 2a2a
001e1f 2a2a
001e20 002a                      .db	"***",FSTR,b,"************",0
001e21 e424
001e22 940e 017d                 	CA LCD_pos, $44
001e24 940e 0113                 	call reset_kpd
001e26 940e 227a                 	call check_reset
001e28 94e8
001e29 efee
001e2a e0f9
001e2b 95c8
001e2c 1520
001e2d f409
001e2e 9468                      	COMPARE game3answer2, a0
001e2f f40e                      	brtc PC+2
001e30 9493                      	inc c1
001e31 e40f
001e32 2e40
001e33 e001
001e34 2e50
001e35 940e 052b                 	PRINTF LCD
001e37 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(582): warning: .cseg .db misalignment - padding zero byte
001e38 0000                      .db	FSTR,b,0
001e39 e425
001e3a 940e 017d                 	CA LCD_pos, $45 
001e3c 940e 0113                 	call reset_kpd
001e3e 940e 227a                 	call check_reset
001e40 94e8
001e41 e0e0
001e42 e0fa
001e43 95c8
001e44 1520
001e45 f409
001e46 9468                      	COMPARE game3answer3, a0
001e47 f40e                      	brtc PC+2
001e48 9493                      	inc c1
001e49 e40f
001e4a 2e40
001e4b e001
001e4c 2e50
001e4d 940e 052b                 	PRINTF LCD
001e4f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(590): warning: .cseg .db misalignment - padding zero byte
001e50 0000                      .db	FSTR,b,0
001e51 e426
001e52 940e 017d                 	CA LCD_pos, $46 
001e54 940e 0113                 	call reset_kpd
001e56 940e 227a                 	call check_reset
001e58 94e8
001e59 e0e2
001e5a e0fa
001e5b 95c8
001e5c 1520
001e5d f409
001e5e 9468                      	COMPARE game3answer4, a0
001e5f f40e                      	brtc PC+2
001e60 9493                      	inc c1
001e61 e40f
001e62 2e40
001e63 e001
001e64 2e50
001e65 940e 052b                 	PRINTF LCD
001e67 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(598): warning: .cseg .db misalignment - padding zero byte
001e68 0000                      .db	FSTR,b,0
001e69 e427
001e6a 940e 017d                 	CA LCD_pos, $47 
001e6c 940e 0113                 	call reset_kpd
001e6e 940e 227a                 	call check_reset
001e70 94e8
001e71 e0e4
001e72 e0fa
001e73 95c8
001e74 1520
001e75 f409
001e76 9468                      	COMPARE game3answer5, a0
001e77 f40e                      	brtc PC+2
001e78 9493                      	inc c1
001e79 e40f
001e7a 2e40
001e7b e001
001e7c 2e50
001e7d 940e 052b                 	PRINTF LCD
001e7f 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(606): warning: .cseg .db misalignment - padding zero byte
001e80 0000                      .db	FSTR,b,0
001e81 e428
001e82 940e 017d                 	CA LCD_pos, $48
001e84 940e 0113                 	call reset_kpd
001e86 940e 227a                 	call check_reset
001e88 94e8
001e89 e0e6
001e8a e0fa
001e8b 95c8
001e8c 1520
001e8d f409
001e8e 9468                      	COMPARE game3answer6, a0
001e8f f40e                      	brtc PC+2
001e90 9493                      	inc c1
001e91 e40f
001e92 2e40
001e93 e001
001e94 2e50
001e95 940e 052b                 	PRINTF LCD
001e97 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(614): warning: .cseg .db misalignment - padding zero byte
001e98 0000                      .db	FSTR,b,0
001e99 e429
001e9a 940e 017d                 	CA LCD_pos, $49 
001e9c 940e 0113                 	call reset_kpd
001e9e 940e 227a                 	call check_reset
001ea0 94e8
001ea1 e0e8
001ea2 e0fa
001ea3 95c8
001ea4 1520
001ea5 f409
001ea6 9468                      	COMPARE game3answer7, a0
001ea7 f40e                      	brtc PC+2
001ea8 9493                      	inc c1
001ea9 e40f
001eaa 2e40
001eab e001
001eac 2e50
001ead 940e 052b                 	PRINTF LCD
001eaf 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(622): warning: .cseg .db misalignment - padding zero byte
001eb0 0000                      .db	FSTR,b,0
001eb1 e42a
001eb2 940e 017d                 	CA LCD_pos, $4a
001eb4 940e 0113                 	call reset_kpd
001eb6 940e 227a                 	call check_reset
001eb8 94e8
001eb9 e0ea
001eba e0fa
001ebb 95c8
001ebc 1520
001ebd f409
001ebe 9468                      	COMPARE game3answer8, a0
001ebf f40e                      	brtc PC+2
001ec0 9493                      	inc c1
001ec1 e40f
001ec2 2e40
001ec3 e001
001ec4 2e50
001ec5 940e 052b                 	PRINTF LCD
001ec7 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(630): warning: .cseg .db misalignment - padding zero byte
001ec8 0000                      .db	FSTR,b,0
001ec9 e42b
001eca 940e 017d                 	CA LCD_pos, $4b
001ecc 940e 0113                 	call reset_kpd
001ece 940e 227a                 	call check_reset
001ed0 94e8
001ed1 e0ec
001ed2 e0fa
001ed3 95c8
001ed4 1520
001ed5 f409
001ed6 9468                      	COMPARE game3answer9, a0
001ed7 f40e                      	brtc PC+2
001ed8 9493                      	inc c1
001ed9 e40f
001eda 2e40
001edb e001
001edc 2e50
001edd 940e 052b                 	PRINTF LCD
001edf 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(638): warning: .cseg .db misalignment - padding zero byte
001ee0 0000                      .db	FSTR,b,0
001ee1 e42c
001ee2 940e 017d                 	CA LCD_pos, $4c
001ee4 940e 0113                 	call reset_kpd
001ee6 940e 227a                 	call check_reset
001ee8 94e8
001ee9 e0ee
001eea e0fa
001eeb 95c8
001eec 1520
001eed f409
001eee 9468                      	COMPARE game3answer10, a0
001eef f40e                      	brtc PC+2
001ef0 9493                      	inc c1
001ef1 e40f
001ef2 2e40
001ef3 e001
001ef4 2e50
001ef5 940e 052b                 	PRINTF LCD
001ef7 1685
C:\Users\renuka\Desktop\projet\MCU\AssemblerApplication1\AssemblerApplication1\mainbis.asm(646): warning: .cseg .db misalignment - padding zero byte
001ef8 0000                      .db	FSTR,b,0
001ef9 ed00
001efa 2e30
001efb e008
001efc 930f
001efd 923f
001efe e300
001eff 2e30
001f00 e006
001f01 943a
001f02 f7f1
001f03 943a
001f04 950a
001f05 f7d9
001f06 903f
001f07 910f
001f08 943a
001f09 f791
001f0a 950a
001f0b f781                      	WAIT_MS 2000
001f0c e00a
001f0d 1690                      	_CPI c1, 10
001f0e f411                      	brne lose_3
001f0f 940c 1f2c                 	jmp win_3
                                 lose_3:
001f11 940e 0171
001f13 ece8
001f14 e0f3
001f15 940e 0523                 	DISPLAY1 strfalse
001f17 ed00
001f18 2e30
001f19 e008
001f1a 930f
001f1b 923f
001f1c e300
001f1d 2e30
001f1e e006
001f1f 943a
001f20 f7f1
001f21 943a
001f22 950a
001f23 f7d9
001f24 903f
001f25 910f
001f26 943a
001f27 f791
001f28 950a
001f29 f781                      	WAIT_MS 2000
001f2a 940c 1f48                 	jmp final_keypad
                                 win_3:
001f2c 940e 0171
001f2e ebe6
001f2f e0f3
001f30 940e 0523                 	DISPLAY1 strcorrect
001f32 ed00
001f33 2e30
001f34 e008
001f35 930f
001f36 923f
001f37 e300
001f38 2e30
001f39 e006
001f3a 943a
001f3b f7f1
001f3c 943a
001f3d 950a
001f3e f7d9
001f3f 903f
001f40 910f
001f41 943a
001f42 f791
001f43 950a
001f44 f781                      	WAIT_MS 2000
001f45 94a3                      	inc c2
001f46 940c 1f48                 	jmp final_keypad
                                 final_keypad:
001f48 e002
001f49 16a0                      	_CPI c2, 2
001f4a f410                      	brsh keypad_won
001f4b 940c 2141                 	jmp keypad_lost
                                 keypad_won:
001f4d 940e 0171
001f4f e7ee
001f50 e0f4
001f51 940e 0523
001f53 e8ee
001f54 e0f4
001f55 e420
001f56 940e 017d
001f58 940e 0523                     DISPLAY2 strwin1, strwin2
001f5a e620
001f5b e461
001f5c 940e 063a
001f5e e004
001f5f 2e30
001f60 e001
001f61 930f
001f62 923f
001f63 e300
001f64 2e30
001f65 e006
001f66 943a
001f67 f7f1
001f68 943a
001f69 950a
001f6a f7d9
001f6b 903f
001f6c 910f
001f6d 943a
001f6e f791
001f6f 950a
001f70 f781
001f71 e820
001f72 e461
001f73 940e 063a
001f75 e004
001f76 2e30
001f77 e001
001f78 930f
001f79 923f
001f7a e300
001f7b 2e30
001f7c e006
001f7d 943a
001f7e f7f1
001f7f 943a
001f80 950a
001f81 f7d9
001f82 903f
001f83 910f
001f84 943a
001f85 f791
001f86 950a
001f87 f781
001f88 e620
001f89 e461
001f8a 940e 063a
001f8c e004
001f8d 2e30
001f8e e001
001f8f 930f
001f90 923f
001f91 e300
001f92 2e30
001f93 e006
001f94 943a
001f95 f7f1
001f96 943a
001f97 950a
001f98 f7d9
001f99 903f
001f9a 910f
001f9b 943a
001f9c f791
001f9d 950a
001f9e f781
001f9f e42c
001fa0 e461
001fa1 940e 063a
001fa3 e004
001fa4 2e30
001fa5 e001
001fa6 930f
001fa7 923f
001fa8 e300
001fa9 2e30
001faa e006
001fab 943a
001fac f7f1
001fad 943a
001fae 950a
001faf f7d9
001fb0 903f
001fb1 910f
001fb2 943a
001fb3 f791
001fb4 950a
001fb5 f781
001fb6 e420
001fb7 e461
001fb8 940e 063a
001fba e004
001fbb 2e30
001fbc e001
001fbd 930f
001fbe 923f
001fbf e300
001fc0 2e30
001fc1 e006
001fc2 943a
001fc3 f7f1
001fc4 943a
001fc5 950a
001fc6 f7d9
001fc7 903f
001fc8 910f
001fc9 943a
001fca f791
001fcb 950a
001fcc f781
001fcd e320
001fce e461
001fcf 940e 063a
001fd1 e004
001fd2 2e30
001fd3 e001
001fd4 930f
001fd5 923f
001fd6 e300
001fd7 2e30
001fd8 e006
001fd9 943a
001fda f7f1
001fdb 943a
001fdc 950a
001fdd f7d9
001fde 903f
001fdf 910f
001fe0 943a
001fe1 f791
001fe2 950a
001fe3 f781
001fe4 e226
001fe5 ea6a
001fe6 940e 063a
001fe8 e320
001fe9 ea6a
001fea 940e 063a
001fec e302
001fed 2e30
001fee e001
001fef 930f
001ff0 923f
001ff1 e300
001ff2 2e30
001ff3 e006
001ff4 943a
001ff5 f7f1
001ff6 943a
001ff7 950a
001ff8 f7d9
001ff9 903f
001ffa 910f
001ffb 943a
001ffc f791
001ffd 950a
001ffe f781
001fff e52b
002000 e461
002001 940e 063a
002003 e004
002004 2e30
002005 e001
002006 930f
002007 923f
002008 e300
002009 2e30
00200a e006
00200b 943a
00200c f7f1
00200d 943a
00200e 950a
00200f f7d9
002010 903f
002011 910f
002012 943a
002013 f791
002014 950a
002015 f781
002016 e729
002017 e461
002018 940e 063a
00201a e004
00201b 2e30
00201c e001
00201d 930f
00201e 923f
00201f e300
002020 2e30
002021 e006
002022 943a
002023 f7f1
002024 943a
002025 950a
002026 f7d9
002027 903f
002028 910f
002029 943a
00202a f791
00202b 950a
00202c f781
00202d e52b
00202e e461
00202f 940e 063a
002031 e004
002032 2e30
002033 e001
002034 930f
002035 923f
002036 e300
002037 2e30
002038 e006
002039 943a
00203a f7f1
00203b 943a
00203c 950a
00203d f7d9
00203e 903f
00203f 910f
002040 943a
002041 f791
002042 950a
002043 f781
002044 e428
002045 e461
002046 940e 063a
002048 e004
002049 2e30
00204a e001
00204b 930f
00204c 923f
00204d e300
00204e 2e30
00204f e006
002050 943a
002051 f7f1
002052 943a
002053 950a
002054 f7d9
002055 903f
002056 910f
002057 943a
002058 f791
002059 950a
00205a f781
00205b e12e
00205c e461
00205d 940e 063a
00205f e004
002060 2e30
002061 e001
002062 930f
002063 923f
002064 e300
002065 2e30
002066 e006
002067 943a
002068 f7f1
002069 943a
00206a 950a
00206b f7d9
00206c 903f
00206d 910f
00206e 943a
00206f f791
002070 950a
002071 f781
002072 e22d
002073 e461
002074 940e 063a
002076 e004
002077 2e30
002078 e001
002079 930f
00207a 923f
00207b e300
00207c 2e30
00207d e006
00207e 943a
00207f f7f1
002080 943a
002081 950a
002082 f7d9
002083 903f
002084 910f
002085 943a
002086 f791
002087 950a
002088 f781
002089 e224
00208a ea6a
00208b 940e 063a
00208d e22d
00208e ea6a
00208f 940e 063a
002091 e302
002092 2e30
002093 e001
002094 930f
002095 923f
002096 e300
002097 2e30
002098 e006
002099 943a
00209a f7f1
00209b 943a
00209c 950a
00209d f7d9
00209e 903f
00209f 910f
0020a0 943a
0020a1 f791
0020a2 950a
0020a3 f781
0020a4 e521
0020a5 e461
0020a6 940e 063a
0020a8 e004
0020a9 2e30
0020aa e001
0020ab 930f
0020ac 923f
0020ad e300
0020ae 2e30
0020af e006
0020b0 943a
0020b1 f7f1
0020b2 943a
0020b3 950a
0020b4 f7d9
0020b5 903f
0020b6 910f
0020b7 943a
0020b8 f791
0020b9 950a
0020ba f781
0020bb e62c
0020bc e461
0020bd 940e 063a
0020bf e004
0020c0 2e30
0020c1 e001
0020c2 930f
0020c3 923f
0020c4 e300
0020c5 2e30
0020c6 e006
0020c7 943a
0020c8 f7f1
0020c9 943a
0020ca 950a
0020cb f7d9
0020cc 903f
0020cd 910f
0020ce 943a
0020cf f791
0020d0 950a
0020d1 f781
0020d2 e521
0020d3 e461
0020d4 940e 063a
0020d6 e004
0020d7 2e30
0020d8 e001
0020d9 930f
0020da 923f
0020db e300
0020dc 2e30
0020dd e006
0020de 943a
0020df f7f1
0020e0 943a
0020e1 950a
0020e2 f7d9
0020e3 903f
0020e4 910f
0020e5 943a
0020e6 f791
0020e7 950a
0020e8 f781
0020e9 e420
0020ea e461
0020eb 940e 063a
0020ed e004
0020ee 2e30
0020ef e001
0020f0 930f
0020f1 923f
0020f2 e300
0020f3 2e30
0020f4 e006
0020f5 943a
0020f6 f7f1
0020f7 943a
0020f8 950a
0020f9 f7d9
0020fa 903f
0020fb 910f
0020fc 943a
0020fd f791
0020fe 950a
0020ff f781
002100 e326
002101 e461
002102 940e 063a
002104 e004
002105 2e30
002106 e001
002107 930f
002108 923f
002109 e300
00210a 2e30
00210b e006
00210c 943a
00210d f7f1
00210e 943a
00210f 950a
002110 f7d9
002111 903f
002112 910f
002113 943a
002114 f791
002115 950a
002116 f781
002117 e228
002118 ea6a
002119 940e 063a
00211b e224
00211c ec68
00211d 940e 063a                 	CELEBRATE_song
00211f 940e 0171
002121 e5e6
002122 e0f4
002123 940e 0523
002125 e6e8
002126 e0f4
002127 e420
002128 940e 017d
00212a 940e 0523                 	DISPLAY2 strclue3, strclue3b
00212c ea00
00212d 2e30
00212e e100
00212f 930f
002130 923f
002131 e300
002132 2e30
002133 e006
002134 943a
002135 f7f1
002136 943a
002137 950a
002138 f7d9
002139 903f
00213a 910f
00213b 943a
00213c f791
00213d 950a
00213e f781                      	WAIT_MS 4000
00213f 940c 072c                 	jmp main_loop
                                 keypad_lost:
002141 940e 0171
002143 eae0
002144 e0f4
002145 940e 0523
002147 ebe2
002148 e0f4
002149 e420
00214a 940e 017d
00214c 940e 0523                 	DISPLAY2 strlose1, strlose2
00214e e323
00214f e466
002150 940e 063a
002152 e30c
002153 2e30
002154 e001
002155 930f
002156 923f
002157 e300
002158 2e30
002159 e006
00215a 943a
00215b f7f1
00215c 943a
00215d 950a
00215e f7d9
00215f 903f
002160 910f
002161 943a
002162 f791
002163 950a
002164 f781
002165 e224
002166 e466
002167 940e 063a
002169 e50a
00216a 2e30
00216b e001
00216c 930f
00216d 923f
00216e e300
00216f 2e30
002170 e006
002171 943a
002172 f7f1
002173 943a
002174 950a
002175 f7d9
002176 903f
002177 910f
002178 943a
002179 f791
00217a 950a
00217b f781
00217c e224
00217d e466
00217e 940e 063a
002180 e50a
002181 2e30
002182 e001
002183 930f
002184 923f
002185 e300
002186 2e30
002187 e006
002188 943a
002189 f7f1
00218a 943a
00218b 950a
00218c f7d9
00218d 903f
00218e 910f
00218f 943a
002190 f791
002191 950a
002192 f781
002193 e224
002194 e466
002195 940e 063a
002197 e50a
002198 2e30
002199 e001
00219a 930f
00219b 923f
00219c e300
00219d 2e30
00219e e006
00219f 943a
0021a0 f7f1
0021a1 943a
0021a2 950a
0021a3 f7d9
0021a4 903f
0021a5 910f
0021a6 943a
0021a7 f791
0021a8 950a
0021a9 f781
0021aa e224
0021ab e466
0021ac 940e 063a
0021ae e004
0021af 2e30
0021b0 e001
0021b1 930f
0021b2 923f
0021b3 e300
0021b4 2e30
0021b5 e006
0021b6 943a
0021b7 f7f1
0021b8 943a
0021b9 950a
0021ba f7d9
0021bb 903f
0021bc 910f
0021bd 943a
0021be f791
0021bf 950a
0021c0 f781
0021c1 e226
0021c2 e466
0021c3 940e 063a
0021c5 e004
0021c6 2e30
0021c7 e001
0021c8 930f
0021c9 923f
0021ca e300
0021cb 2e30
0021cc e006
0021cd 943a
0021ce f7f1
0021cf 943a
0021d0 950a
0021d1 f7d9
0021d2 903f
0021d3 910f
0021d4 943a
0021d5 f791
0021d6 950a
0021d7 f781
0021d8 e22a
0021d9 e466
0021da 940e 063a
0021dc e004
0021dd 2e30
0021de e001
0021df 930f
0021e0 923f
0021e1 e300
0021e2 2e30
0021e3 e006
0021e4 943a
0021e5 f7f1
0021e6 943a
0021e7 950a
0021e8 f7d9
0021e9 903f
0021ea 910f
0021eb 943a
0021ec f791
0021ed 950a
0021ee f781
0021ef e320
0021f0 e86c
0021f1 940e 063a
0021f3 eb0c
0021f4 2e30
0021f5 e003
0021f6 930f
0021f7 923f
0021f8 e300
0021f9 2e30
0021fa e006
0021fb 943a
0021fc f7f1
0021fd 943a
0021fe 950a
0021ff f7d9
002200 903f
002201 910f
002202 943a
002203 f791
002204 950a
002205 f781
002206 e320
002207 e664
002208 940e 063a
00220a e420
00220b e664
00220c 940e 063a
00220e e42c
00220f e664
002210 940e 063a
002212 e326
002213 e664
002214 940e 063a
002216 e320
002217 e664
002218 940e 063a
00221a e326
00221b e664
00221c 940e 063a
00221e e32c
00221f e664
002220 940e 063a
002222 e326
002223 e664
002224 940e 063a
002226 e32c
002227 e664
002228 940e 063a
00222a e420
00222b e560
00222c 940e 063a
00222e e428
00222f e36c
002230 940e 063a
002232 e420
002233 e966
002234 940e 063a                 	LOSE_SONG
002236 940c 072c                 	jmp main_loop
                                 
                                 end:
002238 940e 0171
00223a e5ee
00223b e0f5
00223c 940e 0523
00223e e7e0
00223f e0f5
002240 e420
002241 940e 017d
002243 940e 0523                 	DISPLAY2 str10, str11
002245 ed00
002246 2e30
002247 e008
002248 930f
002249 923f
00224a e300
00224b 2e30
00224c e006
00224d 943a
00224e f7f1
00224f 943a
002250 950a
002251 f7d9
002252 903f
002253 910f
002254 943a
002255 f791
002256 950a
002257 f781                      	WAIT_MS 2000
002258 940e 0171
00225a e2e2
00225b e0fa
00225c 940e 0523
00225e e3e4
00225f e0fa
002260 e420
002261 940e 017d
002263 940e 0523                 	DISPLAY2 strcred, strcred2
002265 ed00
002266 2e30
002267 e008
002268 930f
002269 923f
00226a e300
00226b 2e30
00226c e006
00226d 943a
00226e f7f1
00226f 943a
002270 950a
002271 f7d9
002272 903f
002273 910f
002274 943a
002275 f791
002276 950a
002277 f781                      	WAIT_MS 2000
002278 940c 0711                 	jmp reset
                                 
                                 check_reset:
00227a 2e82                      	mov c0, a0
00227b e108
00227c 1680                      	_CPI c0, 0x18 ; check if * key pressed
00227d f409                      	brne PC+2
00227e 940c 0711                 	jmp reset


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
x  :   6 y  :   0 z  :   0 r0 :  43 r1 :   6 r2 :   6 r3 :1360 r4 :  43 
r5 :  43 r6 :   0 r7 :   0 r8 :  12 r9 :  63 r10:  10 r11:   9 r12:  15 
r13:   4 r14:   8 r15:   4 r16:2317 r17:   1 r18: 500 r19:  49 r20:  28 
r21:  36 r22: 342 r23:  38 r24:   8 r25:  16 r26:   3 r27:   3 r28:   0 
r29:   0 r30: 199 r31: 193 
Registers used: 29 out of 35 (82.9%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   6 and   :   4 
andi  :  37 asr   :   2 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  52 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   5 
brne  : 868 brpl  :   1 brsh  :   4 brtc  :  38 brts  :  10 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  : 765 cbi   :   7 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :  55 cls   :   0 
clt   :  34 clv   :   0 clz   :   0 com   :   8 cp    :  46 cpc   :   6 
cpi   :  49 cpse  :   0 dec   : 981 elpm  :   0 eor   :   1 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   1 ijmp  :   1 in    :  10 inc   :  41 
jmp   : 104 ld    :   6 ldd   :   0 ldi   :1903 lds   :   3 lpm   : 117 
lsl   :   1 lsr   :   3 mov   : 568 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   8 or    :   0 ori   :   2 out   :  21 
pop   : 413 push  : 412 rcall :  50 ret   :  35 reti  :   2 rjmp  :  48 
rol   :  10 ror   :  17 sbc   :   9 sbci  :   1 sbi   :   6 sbic  :   0 
sbis  :   1 sbiw  :   0 sbr   :   1 sbrc  :  23 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :  34 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :   3 sub   :  19 subi  :  10 swap  :   4 tst   :  15 wdr   :   0 

Instructions used: 62 out of 114 (54.4%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x004502  15396   2226  17622  131072  13.4%
[.dseg] 0x000100 0x000100      0      0      0    4096   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 153 warnings
