[2021-09-09 09:42:29,680]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 09:42:29,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:44:08,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; ".

Peak memory: 35868672 bytes

[2021-09-09 09:44:08,696]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:44:09,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.13 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.12 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.87 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41725952 bytes

[2021-09-09 09:44:09,991]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 09:44:09,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:44:14,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :17300
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :17300
score:100
	Report mapping result:
		klut_size()     :17334
		klut.num_gates():17300
		max delay       :113
		max area        :17300
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :17224
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 123715584 bytes

[2021-09-09 09:44:14,373]mapper_test.py:220:[INFO]: area: 17300 level: 113
[2021-09-09 11:33:28,871]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 11:33:28,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:35:07,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; ".

Peak memory: 35508224 bytes

[2021-09-09 11:35:07,914]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:35:09,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.12 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.12 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.86 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41271296 bytes

[2021-09-09 11:35:09,155]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 11:35:09,156]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:35:40,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :17300
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :34555
score:100
	Report mapping result:
		klut_size()     :17334
		klut.num_gates():17300
		max delay       :113
		max area        :17300
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :17224
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382930944 bytes

[2021-09-09 11:35:40,890]mapper_test.py:220:[INFO]: area: 17300 level: 113
[2021-09-09 13:04:18,089]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 13:04:18,089]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:06:02,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; ".

Peak memory: 35827712 bytes

[2021-09-09 13:06:02,123]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:06:03,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.12 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.12 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.86 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41091072 bytes

[2021-09-09 13:06:03,406]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 13:06:03,406]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:06:34,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:120
area :16921
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:96
area :33548
score:100
	Report mapping result:
		klut_size()     :16955
		klut.num_gates():16921
		max delay       :120
		max area        :16921
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :88
		LUT fanins:4	 numbers :16783
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382930944 bytes

[2021-09-09 13:06:34,354]mapper_test.py:220:[INFO]: area: 16921 level: 120
[2021-09-09 14:56:49,808]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 14:56:49,809]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:49,809]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:51,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.13 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.13 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.13 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.11 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41431040 bytes

[2021-09-09 14:56:51,178]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 14:56:51,178]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:57:26,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16141
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26069
score:100
	Report mapping result:
		klut_size()     :26070
		klut.num_gates():26036
		max delay       :92
		max area        :26069
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5049
		LUT fanins:3	 numbers :8687
		LUT fanins:4	 numbers :12300
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382865408 bytes

[2021-09-09 14:57:26,091]mapper_test.py:220:[INFO]: area: 26036 level: 92
[2021-09-09 15:25:53,167]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 15:25:53,167]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:53,167]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:54,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.13 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.13 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.13 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.11 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41369600 bytes

[2021-09-09 15:25:54,534]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 15:25:54,534]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:26:29,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16141
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26069
score:100
	Report mapping result:
		klut_size()     :26070
		klut.num_gates():26036
		max delay       :92
		max area        :26069
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5049
		LUT fanins:3	 numbers :8687
		LUT fanins:4	 numbers :12300
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382865408 bytes

[2021-09-09 15:26:29,483]mapper_test.py:220:[INFO]: area: 26036 level: 92
[2021-09-09 16:03:55,346]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 16:03:55,347]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:55,347]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:56,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.13 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.13 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.13 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.11 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41390080 bytes

[2021-09-09 16:03:56,733]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 16:03:56,733]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:04:32,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16361
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26136
score:100
	Report mapping result:
		klut_size()     :26138
		klut.num_gates():26104
		max delay       :92
		max area        :26136
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5089
		LUT fanins:3	 numbers :8693
		LUT fanins:4	 numbers :12322
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382898176 bytes

[2021-09-09 16:04:32,027]mapper_test.py:220:[INFO]: area: 26104 level: 92
[2021-09-09 16:38:36,080]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 16:38:36,080]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:36,080]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:37,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.14 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.13 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.13 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.11 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.18 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.19 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.96 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41291776 bytes

[2021-09-09 16:38:37,494]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 16:38:37,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:39:13,219]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16361
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26136
score:100
	Report mapping result:
		klut_size()     :26138
		klut.num_gates():26104
		max delay       :92
		max area        :26136
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5089
		LUT fanins:3	 numbers :8693
		LUT fanins:4	 numbers :12322
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382582784 bytes

[2021-09-09 16:39:13,220]mapper_test.py:220:[INFO]: area: 26104 level: 92
[2021-09-09 17:15:10,964]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-09 17:15:10,965]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:15:10,965]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:15:12,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.13 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.13 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.13 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.11 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.18 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.18 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.95 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41242624 bytes

[2021-09-09 17:15:12,382]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-09 17:15:12,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:15:47,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26222
score:100
	Report mapping result:
		klut_size()     :26223
		klut.num_gates():26189
		max delay       :92
		max area        :26222
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5080
		LUT fanins:3	 numbers :8676
		LUT fanins:4	 numbers :12433
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382873600 bytes

[2021-09-09 17:15:47,174]mapper_test.py:220:[INFO]: area: 26189 level: 92
[2021-09-13 23:22:09,361]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-13 23:22:09,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:09,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:10,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.85 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40783872 bytes

[2021-09-13 23:22:10,597]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-13 23:22:10,597]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:38,280]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:216
	current map manager:
		current min nodes:29411
		current min depth:216
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:89
area :35245
score:100
	Report mapping result:
		klut_size()     :16113
		klut.num_gates():16079
		max delay       :113
		max area        :16079
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3135
		LUT fanins:3	 numbers :5415
		LUT fanins:4	 numbers :7529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 364163072 bytes

[2021-09-13 23:22:38,281]mapper_test.py:220:[INFO]: area: 16079 level: 113
[2021-09-13 23:40:40,163]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-13 23:40:40,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:40,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:41,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.12 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.85 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40976384 bytes

[2021-09-13 23:40:41,390]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-13 23:40:41,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:44,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
	Report mapping result:
		klut_size()     :16113
		klut.num_gates():16079
		max delay       :113
		max area        :16079
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3135
		LUT fanins:3	 numbers :5415
		LUT fanins:4	 numbers :7529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 117739520 bytes

[2021-09-13 23:40:44,912]mapper_test.py:220:[INFO]: area: 16079 level: 113
[2021-09-14 08:51:09,167]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-14 08:51:09,167]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:51:09,168]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:51:10,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.84 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41144320 bytes

[2021-09-14 08:51:10,388]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-14 08:51:10,388]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:51:40,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:221
	current map manager:
		current min nodes:29411
		current min depth:221
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26222
score:100
	Report mapping result:
		klut_size()     :26223
		klut.num_gates():26189
		max delay       :92
		max area        :26222
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5080
		LUT fanins:3	 numbers :8676
		LUT fanins:4	 numbers :12433
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 382918656 bytes

[2021-09-14 08:51:40,715]mapper_test.py:220:[INFO]: area: 26189 level: 92
[2021-09-14 09:19:36,546]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-14 09:19:36,546]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:36,546]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:37,787]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.12 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.13 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.13 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.88 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40976384 bytes

[2021-09-14 09:19:37,839]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-14 09:19:37,839]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:41,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
	Report mapping result:
		klut_size()     :16113
		klut.num_gates():16079
		max delay       :113
		max area        :16079
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3135
		LUT fanins:3	 numbers :5415
		LUT fanins:4	 numbers :7529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 122994688 bytes

[2021-09-14 09:19:41,437]mapper_test.py:220:[INFO]: area: 16079 level: 113
[2021-09-15 15:26:04,771]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-15 15:26:04,772]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:04,772]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:05,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41009152 bytes

[2021-09-15 15:26:05,888]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-15 15:26:05,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:29,262]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:275
	current map manager:
		current min nodes:29411
		current min depth:275
	current map manager:
		current min nodes:29411
		current min depth:238
	current map manager:
		current min nodes:29411
		current min depth:238
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:95
area :28149
score:100
	Report mapping result:
		klut_size()     :16113
		klut.num_gates():16079
		max delay       :113
		max area        :16079
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3135
		LUT fanins:3	 numbers :5415
		LUT fanins:4	 numbers :7529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 343728128 bytes

[2021-09-15 15:26:29,263]mapper_test.py:220:[INFO]: area: 16079 level: 113
[2021-09-15 15:53:11,344]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-15 15:53:11,344]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:11,344]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:12,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40939520 bytes

[2021-09-15 15:53:12,458]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-15 15:53:12,458]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:15,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
	Report mapping result:
		klut_size()     :16113
		klut.num_gates():16079
		max delay       :113
		max area        :16079
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3135
		LUT fanins:3	 numbers :5415
		LUT fanins:4	 numbers :7529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 44978176 bytes

[2021-09-15 15:53:15,553]mapper_test.py:220:[INFO]: area: 16079 level: 113
[2021-09-18 13:56:48,418]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-18 13:56:48,418]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:48,419]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:49,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40968192 bytes

[2021-09-18 13:56:49,529]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-18 13:56:49,530]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:12,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:269
	current map manager:
		current min nodes:29411
		current min depth:222
	current map manager:
		current min nodes:29411
		current min depth:222
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :26912
score:100
	Report mapping result:
		klut_size()     :26808
		klut.num_gates():26774
		max delay       :92
		max area        :26912
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4946
		LUT fanins:3	 numbers :9276
		LUT fanins:4	 numbers :12552
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 247287808 bytes

[2021-09-18 13:57:12,540]mapper_test.py:220:[INFO]: area: 26774 level: 92
[2021-09-18 16:21:33,616]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-18 16:21:33,617]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:33,617]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:34,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40955904 bytes

[2021-09-18 16:21:34,730]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-18 16:21:34,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:55,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:227
	current map manager:
		current min nodes:29411
		current min depth:227
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16079
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:92
area :25418
score:100
	Report mapping result:
		klut_size()     :25338
		klut.num_gates():25304
		max delay       :92
		max area        :25418
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4905
		LUT fanins:3	 numbers :8034
		LUT fanins:4	 numbers :12365
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 205299712 bytes

[2021-09-18 16:21:55,797]mapper_test.py:220:[INFO]: area: 25304 level: 92
[2021-09-22 08:54:46,300]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-22 08:54:46,301]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:46,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:47,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.77 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40771584 bytes

[2021-09-22 08:54:47,481]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-22 08:54:47,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:59,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	Report mapping result:
		klut_size()     :21060
		klut.num_gates():21026
		max delay       :101
		max area        :21038
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4183
		LUT fanins:3	 numbers :6415
		LUT fanins:4	 numbers :10428
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 143147008 bytes

[2021-09-22 08:54:59,234]mapper_test.py:220:[INFO]: area: 21026 level: 101
[2021-09-22 11:20:15,325]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-22 11:20:15,325]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:15,326]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:16,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40849408 bytes

[2021-09-22 11:20:16,438]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-22 11:20:16,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:36,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 154329088 bytes

[2021-09-22 11:20:36,516]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-23 16:38:37,097]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-23 16:38:37,097]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:37,097]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:38,181]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.78 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40992768 bytes

[2021-09-23 16:38:38,234]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-23 16:38:38,234]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:01,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
balancing!
	current map manager:
		current min nodes:29411
		current min depth:274
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:274
balancing!
	current map manager:
		current min nodes:29411
		current min depth:228
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 162533376 bytes

[2021-09-23 16:39:01,549]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-23 17:02:16,711]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-23 17:02:16,712]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:16,712]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:17,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41005056 bytes

[2021-09-23 17:02:17,881]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-23 17:02:17,882]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:38,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
balancing!
	current map manager:
		current min nodes:29411
		current min depth:274
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:274
balancing!
	current map manager:
		current min nodes:29411
		current min depth:228
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 154398720 bytes

[2021-09-23 17:02:38,044]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-23 18:03:16,365]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-23 18:03:16,365]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:16,366]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:17,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41132032 bytes

[2021-09-23 18:03:17,470]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-23 18:03:17,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:40,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
balancing!
	current map manager:
		current min nodes:29411
		current min depth:274
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:274
balancing!
	current map manager:
		current min nodes:29411
		current min depth:228
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 162439168 bytes

[2021-09-23 18:03:40,536]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-27 16:30:35,063]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-27 16:30:35,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:35,064]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:36,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41021440 bytes

[2021-09-27 16:30:36,173]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-27 16:30:36,174]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:58,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
balancing!
	current map manager:
		current min nodes:29411
		current min depth:274
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:274
balancing!
	current map manager:
		current min nodes:29411
		current min depth:228
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 181006336 bytes

[2021-09-27 16:30:58,408]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-27 17:37:22,716]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-27 17:37:22,717]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:22,717]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:23,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41095168 bytes

[2021-09-27 17:37:23,829]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-27 17:37:23,829]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:45,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
balancing!
	current map manager:
		current min nodes:29411
		current min depth:274
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:274
balancing!
	current map manager:
		current min nodes:29411
		current min depth:229
rewriting!
	current map manager:
		current min nodes:29411
		current min depth:229
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16160
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :25446
score:100
	Report mapping result:
		klut_size()     :25345
		klut.num_gates():25311
		max delay       :93
		max area        :25446
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4776
		LUT fanins:3	 numbers :8195
		LUT fanins:4	 numbers :12340
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 183492608 bytes

[2021-09-27 17:37:45,645]mapper_test.py:220:[INFO]: area: 25311 level: 93
[2021-09-28 02:03:37,046]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-28 02:03:37,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:37,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:38,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40853504 bytes

[2021-09-28 02:03:38,167]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-28 02:03:38,167]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:00,177]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 163405824 bytes

[2021-09-28 02:04:00,178]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-28 16:43:23,299]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-28 16:43:23,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:23,300]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:24,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.10 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41103360 bytes

[2021-09-28 16:43:24,463]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-28 16:43:24,463]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:44,872]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 154488832 bytes

[2021-09-28 16:43:44,872]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-09-28 17:22:21,112]mapper_test.py:79:[INFO]: run case "log2"
[2021-09-28 17:22:21,112]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:21,112]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:22,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.01 sec
Total time =     0.79 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41275392 bytes

[2021-09-28 17:22:22,316]mapper_test.py:156:[INFO]: area: 10209 level: 113
[2021-09-28 17:22:22,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:43,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:94
area :24873
score:100
	Report mapping result:
		klut_size()     :24804
		klut.num_gates():24770
		max delay       :94
		max area        :24873
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4619
		LUT fanins:3	 numbers :7896
		LUT fanins:4	 numbers :12255
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 224845824 bytes

[2021-09-28 17:22:43,485]mapper_test.py:220:[INFO]: area: 24770 level: 94
[2021-10-09 10:39:03,534]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-09 10:39:03,535]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:03,535]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:04,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.10 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.10 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.01 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.76 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40972288 bytes

[2021-10-09 10:39:04,649]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-09 10:39:04,649]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:16,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:224
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:91
area :33761
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 82534400 bytes

[2021-10-09 10:39:16,874]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-09 11:21:42,565]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-09 11:21:42,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:42,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:43,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.77 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40869888 bytes

[2021-10-09 11:21:43,696]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-09 11:21:43,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:55,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:224
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:91
area :33824
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 122941440 bytes

[2021-10-09 11:21:55,517]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-09 16:29:43,806]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-09 16:29:43,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:43,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:44,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40828928 bytes

[2021-10-09 16:29:44,980]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-09 16:29:44,980]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:51,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 59588608 bytes

[2021-10-09 16:29:51,570]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-09 16:46:54,389]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-09 16:46:54,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:54,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:55,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40882176 bytes

[2021-10-09 16:46:55,586]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-09 16:46:55,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:02,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 59437056 bytes

[2021-10-09 16:47:02,176]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-12 10:53:17,955]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-12 10:53:17,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:17,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:19,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41050112 bytes

[2021-10-12 10:53:19,192]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-12 10:53:19,192]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:41,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :25463
score:100
	Report mapping result:
		klut_size()     :25391
		klut.num_gates():25357
		max delay       :93
		max area        :25463
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4558
		LUT fanins:3	 numbers :8523
		LUT fanins:4	 numbers :12276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 124993536 bytes

[2021-10-12 10:53:41,224]mapper_test.py:224:[INFO]: area: 25357 level: 93
[2021-10-12 11:15:42,557]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-12 11:15:42,557]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:42,557]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:43,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.12 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40906752 bytes

[2021-10-12 11:15:43,785]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-12 11:15:43,785]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:56,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:224
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:91
area :33761
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 82124800 bytes

[2021-10-12 11:15:56,605]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-12 13:28:43,782]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-12 13:28:43,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:43,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:44,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40910848 bytes

[2021-10-12 13:28:44,957]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-12 13:28:44,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:07,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :25463
score:100
	Report mapping result:
		klut_size()     :25391
		klut.num_gates():25357
		max delay       :93
		max area        :25463
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4558
		LUT fanins:3	 numbers :8523
		LUT fanins:4	 numbers :12276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 125181952 bytes

[2021-10-12 13:29:07,239]mapper_test.py:224:[INFO]: area: 25357 level: 93
[2021-10-12 14:59:20,774]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-12 14:59:20,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:20,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:21,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40992768 bytes

[2021-10-12 14:59:21,960]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-12 14:59:21,960]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:44,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:228
	current map manager:
		current min nodes:29411
		current min depth:228
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :25463
score:100
	Report mapping result:
		klut_size()     :25391
		klut.num_gates():25357
		max delay       :93
		max area        :25463
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4558
		LUT fanins:3	 numbers :8523
		LUT fanins:4	 numbers :12276
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 123695104 bytes

[2021-10-12 14:59:44,077]mapper_test.py:224:[INFO]: area: 25357 level: 93
[2021-10-12 18:44:06,629]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-12 18:44:06,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:06,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:07,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.83 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41201664 bytes

[2021-10-12 18:44:07,831]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-12 18:44:07,831]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:32,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:227
	current map manager:
		current min nodes:29411
		current min depth:227
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :28903
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79257600 bytes

[2021-10-12 18:44:32,023]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-18 11:37:33,858]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-18 11:37:33,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:33,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:35,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.12 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.12 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.17 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.84 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40812544 bytes

[2021-10-18 11:37:35,081]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-18 11:37:35,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:59,389]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:227
	current map manager:
		current min nodes:29411
		current min depth:227
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :28903
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79331328 bytes

[2021-10-18 11:37:59,390]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-18 12:03:00,988]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-18 12:03:00,988]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:00,989]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:02,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41066496 bytes

[2021-10-18 12:03:02,162]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-18 12:03:02,163]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:04,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39038976 bytes

[2021-10-18 12:03:04,014]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-19 14:10:58,430]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-19 14:10:58,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:58,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:59,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40968192 bytes

[2021-10-19 14:10:59,645]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-19 14:10:59,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:01,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39350272 bytes

[2021-10-19 14:11:01,468]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-22 13:29:53,197]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-22 13:29:53,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:53,197]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:54,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40882176 bytes

[2021-10-22 13:29:54,356]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-22 13:29:54,356]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:01,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 42102784 bytes

[2021-10-22 13:30:01,730]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-22 13:50:46,198]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-22 13:50:46,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:46,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:47,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40652800 bytes

[2021-10-22 13:50:47,364]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-22 13:50:47,364]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:54,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 41979904 bytes

[2021-10-22 13:50:54,866]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-22 14:01:19,459]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-22 14:01:19,459]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:19,459]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:20,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41140224 bytes

[2021-10-22 14:01:20,641]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-22 14:01:20,641]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:22,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39026688 bytes

[2021-10-22 14:01:22,483]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-22 14:04:40,110]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-22 14:04:40,111]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:40,111]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:41,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41041920 bytes

[2021-10-22 14:04:41,284]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-22 14:04:41,284]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:43,106]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39243776 bytes

[2021-10-22 14:04:43,107]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-23 13:27:31,432]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-23 13:27:31,433]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:31,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:32,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41213952 bytes

[2021-10-23 13:27:32,643]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-23 13:27:32,643]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:54,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:227
	current map manager:
		current min nodes:29411
		current min depth:227
process set_nodes_refs()
process derive_final_mapping()
delay:107
area :25966
score:100
	Report mapping result:
		klut_size()     :25885
		klut.num_gates():25851
		max delay       :107
		max area        :25966
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5578
		LUT fanins:3	 numbers :8031
		LUT fanins:4	 numbers :12242
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79335424 bytes

[2021-10-23 13:27:54,996]mapper_test.py:224:[INFO]: area: 25851 level: 107
[2021-10-24 17:38:54,243]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-24 17:38:54,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:54,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:55,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40972288 bytes

[2021-10-24 17:38:55,416]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-24 17:38:55,416]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:18,684]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:227
	current map manager:
		current min nodes:29411
		current min depth:227
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:107
area :25966
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79237120 bytes

[2021-10-24 17:39:18,684]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-24 17:59:20,744]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-24 17:59:20,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:20,745]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:21,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40808448 bytes

[2021-10-24 17:59:21,956]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-24 17:59:21,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:45,500]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:274
	current map manager:
		current min nodes:29411
		current min depth:227
	current map manager:
		current min nodes:29411
		current min depth:227
process set_nodes_refs()
process derive_final_mapping()
delay:113
area :16159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:93
area :28903
score:100
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79253504 bytes

[2021-10-24 17:59:45,501]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-26 10:24:38,876]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-26 10:24:38,877]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:38,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:40,001]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40693760 bytes

[2021-10-26 10:24:40,053]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-26 10:24:40,053]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:42,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	current map manager:
		current min nodes:29411
		current min depth:374
	Report mapping result:
		klut_size()     :15942
		klut.num_gates():15908
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :7114
		LUT fanins:4	 numbers :8724
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39780352 bytes

[2021-10-26 10:24:42,670]mapper_test.py:224:[INFO]: area: 15908 level: 113
[2021-10-26 10:56:55,562]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-26 10:56:55,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:55,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:56,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41062400 bytes

[2021-10-26 10:56:56,726]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-26 10:56:56,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:57:22,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :15942
		klut.num_gates():15908
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :7114
		LUT fanins:4	 numbers :8724
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79724544 bytes

[2021-10-26 10:57:22,848]mapper_test.py:224:[INFO]: area: 15908 level: 113
[2021-10-26 11:18:16,013]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-26 11:18:16,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:16,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:17,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40869888 bytes

[2021-10-26 11:18:17,226]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-26 11:18:17,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:40,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :26796
		klut.num_gates():26762
		max delay       :107
		max area        :25966
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :135
		LUT fanins:3	 numbers :11261
		LUT fanins:4	 numbers :15366
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 79024128 bytes

[2021-10-26 11:18:40,589]mapper_test.py:224:[INFO]: area: 26762 level: 107
[2021-10-26 12:16:24,666]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-26 12:16:24,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:24,666]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:25,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.15 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40968192 bytes

[2021-10-26 12:16:25,832]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-26 12:16:25,832]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:49,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :16193
		klut.num_gates():16159
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3342
		LUT fanins:3	 numbers :5346
		LUT fanins:4	 numbers :7471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 78929920 bytes

[2021-10-26 12:16:49,114]mapper_test.py:224:[INFO]: area: 16159 level: 113
[2021-10-26 14:12:14,424]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-26 14:12:14,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:14,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:15,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40878080 bytes

[2021-10-26 14:12:15,598]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-26 14:12:15,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:17,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :15942
		klut.num_gates():15908
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :7114
		LUT fanins:4	 numbers :8724
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39559168 bytes

[2021-10-26 14:12:17,723]mapper_test.py:224:[INFO]: area: 15908 level: 113
[2021-10-29 16:09:18,735]mapper_test.py:79:[INFO]: run case "log2"
[2021-10-29 16:09:18,736]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:18,736]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:19,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40861696 bytes

[2021-10-29 16:09:19,961]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-10-29 16:09:19,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:22,274]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :22091
		klut.num_gates():22057
		max delay       :113
		max area        :22057
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :9730
		LUT fanins:4	 numbers :12221
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
Peak memory: 39608320 bytes

[2021-10-29 16:09:22,275]mapper_test.py:224:[INFO]: area: 22057 level: 113
[2021-11-03 09:50:35,457]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-03 09:50:35,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:35,458]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:36,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40902656 bytes

[2021-11-03 09:50:36,648]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-03 09:50:36,649]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:41,058]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :22091
		klut.num_gates():22057
		max delay       :113
		max area        :16159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :9730
		LUT fanins:4	 numbers :12221
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig_output.v
	Peak memory: 45309952 bytes

[2021-11-03 09:50:41,059]mapper_test.py:226:[INFO]: area: 22057 level: 113
[2021-11-03 10:02:40,650]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-03 10:02:40,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:40,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:41,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.83 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40677376 bytes

[2021-11-03 10:02:41,850]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-03 10:02:41,850]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:46,771]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :22565
		klut.num_gates():22531
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :3966
		LUT fanins:4	 numbers :18459
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig_output.v
	Peak memory: 45686784 bytes

[2021-11-03 10:02:46,771]mapper_test.py:226:[INFO]: area: 22531 level: 113
[2021-11-03 13:42:40,077]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-03 13:42:40,078]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:40,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:41,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41119744 bytes

[2021-11-03 13:42:41,265]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-03 13:42:41,265]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:46,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :22565
		klut.num_gates():22531
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :3966
		LUT fanins:4	 numbers :18459
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig_output.v
	Peak memory: 45461504 bytes

[2021-11-03 13:42:46,196]mapper_test.py:226:[INFO]: area: 22531 level: 113
[2021-11-03 13:48:55,926]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-03 13:48:55,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:55,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:57,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40927232 bytes

[2021-11-03 13:48:57,129]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-03 13:48:57,129]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:02,047]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :22565
		klut.num_gates():22531
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :106
		LUT fanins:3	 numbers :3966
		LUT fanins:4	 numbers :18459
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig_output.v
	Peak memory: 45768704 bytes

[2021-11-03 13:49:02,048]mapper_test.py:226:[INFO]: area: 22531 level: 113
[2021-11-04 15:55:46,903]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-04 15:55:46,903]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:46,903]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:48,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.12 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40804352 bytes

[2021-11-04 15:55:48,109]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-04 15:55:48,109]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:53,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :16433
		klut.num_gates():16399
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :87
		LUT fanins:3	 numbers :3249
		LUT fanins:4	 numbers :13063
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig_output.v
	Peak memory: 44351488 bytes

[2021-11-04 15:55:53,150]mapper_test.py:226:[INFO]: area: 16399 level: 113
[2021-11-16 12:27:20,341]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-16 12:27:20,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:20,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:21,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40878080 bytes

[2021-11-16 12:27:21,516]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-16 12:27:21,516]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:24,049]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.780693 secs
	Report mapping result:
		klut_size()     :16433
		klut.num_gates():16399
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :87
		LUT fanins:3	 numbers :3249
		LUT fanins:4	 numbers :13063
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 39522304 bytes

[2021-11-16 12:27:24,050]mapper_test.py:228:[INFO]: area: 16399 level: 113
[2021-11-16 14:16:15,677]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-16 14:16:15,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:15,678]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:16,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40992768 bytes

[2021-11-16 14:16:16,911]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-16 14:16:16,911]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:19,509]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.789723 secs
	Report mapping result:
		klut_size()     :16433
		klut.num_gates():16399
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :87
		LUT fanins:3	 numbers :3249
		LUT fanins:4	 numbers :13063
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 39718912 bytes

[2021-11-16 14:16:19,510]mapper_test.py:228:[INFO]: area: 16399 level: 113
[2021-11-16 14:22:35,871]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-16 14:22:35,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:35,872]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:37,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40914944 bytes

[2021-11-16 14:22:37,067]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-16 14:22:37,067]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:39,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.795019 secs
	Report mapping result:
		klut_size()     :16433
		klut.num_gates():16399
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :87
		LUT fanins:3	 numbers :3249
		LUT fanins:4	 numbers :13063
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 39628800 bytes

[2021-11-16 14:22:39,630]mapper_test.py:228:[INFO]: area: 16399 level: 113
[2021-11-17 16:35:15,129]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-17 16:35:15,130]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:15,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:16,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40894464 bytes

[2021-11-17 16:35:16,300]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-17 16:35:16,300]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:18,941]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.783122 secs
	Report mapping result:
		klut_size()     :16382
		klut.num_gates():16348
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3468
		LUT fanins:3	 numbers :5339
		LUT fanins:4	 numbers :7541
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 40751104 bytes

[2021-11-17 16:35:18,942]mapper_test.py:228:[INFO]: area: 16348 level: 113
[2021-11-18 10:17:43,214]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-18 10:17:43,214]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:43,214]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:44,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.82 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40755200 bytes

[2021-11-18 10:17:44,400]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-18 10:17:44,400]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:47,447]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 1.29583 secs
	Report mapping result:
		klut_size()     :16382
		klut.num_gates():16348
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3468
		LUT fanins:3	 numbers :5339
		LUT fanins:4	 numbers :7541
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 46002176 bytes

[2021-11-18 10:17:47,447]mapper_test.py:228:[INFO]: area: 16348 level: 113
[2021-11-23 16:10:33,850]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-23 16:10:33,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:33,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:35,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41013248 bytes

[2021-11-23 16:10:35,077]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-23 16:10:35,077]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:38,163]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 1.28713 secs
	Report mapping result:
		klut_size()     :16273
		klut.num_gates():16239
		max delay       :113
		max area        :16239
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :2912
		LUT fanins:4	 numbers :13237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 46153728 bytes

[2021-11-23 16:10:38,164]mapper_test.py:228:[INFO]: area: 16239 level: 113
[2021-11-23 16:41:31,752]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-23 16:41:31,752]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:31,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:32,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41107456 bytes

[2021-11-23 16:41:32,981]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-23 16:41:32,981]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:36,143]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 1.35647 secs
	Report mapping result:
		klut_size()     :16273
		klut.num_gates():16239
		max delay       :113
		max area        :16239
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :2912
		LUT fanins:4	 numbers :13237
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 45953024 bytes

[2021-11-23 16:41:36,143]mapper_test.py:228:[INFO]: area: 16239 level: 113
[2021-11-24 11:38:10,342]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 11:38:10,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:10,343]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:11,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40787968 bytes

[2021-11-24 11:38:11,523]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 11:38:11,524]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:13,280]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.031887 secs
	Report mapping result:
		klut_size()     :16382
		klut.num_gates():16348
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3468
		LUT fanins:3	 numbers :5339
		LUT fanins:4	 numbers :7541
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 39378944 bytes

[2021-11-24 11:38:13,281]mapper_test.py:228:[INFO]: area: 16348 level: 113
[2021-11-24 12:01:24,805]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 12:01:24,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:24,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:25,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41316352 bytes

[2021-11-24 12:01:25,976]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 12:01:25,977]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:27,732]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.031271 secs
	Report mapping result:
		klut_size()     :16382
		klut.num_gates():16348
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3468
		LUT fanins:3	 numbers :5339
		LUT fanins:4	 numbers :7541
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 39383040 bytes

[2021-11-24 12:01:27,732]mapper_test.py:228:[INFO]: area: 16348 level: 113
[2021-11-24 12:04:57,826]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 12:04:57,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:57,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:58,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40935424 bytes

[2021-11-24 12:04:59,001]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 12:04:59,001]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:01,503]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.780294 secs
	Report mapping result:
		klut_size()     :16382
		klut.num_gates():16348
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3468
		LUT fanins:3	 numbers :5339
		LUT fanins:4	 numbers :7541
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 40693760 bytes

[2021-11-24 12:05:01,504]mapper_test.py:228:[INFO]: area: 16348 level: 113
[2021-11-24 12:10:44,909]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 12:10:44,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:44,910]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:46,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40914944 bytes

[2021-11-24 12:10:46,080]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 12:10:46,081]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:47,946]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
[i] total time =  0.25 secs
Mapping time: 0.25487 secs
	Report mapping result:
		klut_size()     :10252
		klut.num_gates():10218
		max delay       :211
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1256
		LUT fanins:3	 numbers :4166
		LUT fanins:4	 numbers :4796
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 104992768 bytes

[2021-11-24 12:10:47,946]mapper_test.py:228:[INFO]: area: 10218 level: 211
[2021-11-24 12:56:56,355]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 12:56:56,356]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:56,356]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:57,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.80 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40824832 bytes

[2021-11-24 12:56:57,524]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 12:56:57,524]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:00,023]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.773912 secs
	Report mapping result:
		klut_size()     :16382
		klut.num_gates():16348
		max delay       :113
		max area        :16348
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3468
		LUT fanins:3	 numbers :5339
		LUT fanins:4	 numbers :7541
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 40615936 bytes

[2021-11-24 12:57:00,023]mapper_test.py:228:[INFO]: area: 16348 level: 113
[2021-11-24 13:04:16,917]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 13:04:16,917]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:16,917]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:18,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 40914944 bytes

[2021-11-24 13:04:18,090]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 13:04:18,090]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:43,395]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.772296 secs
Mapping time: 1.45149 secs
	Report mapping result:
		klut_size()     :28132
		klut.num_gates():28098
		max delay       :92
		max area        :28209
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5230
		LUT fanins:3	 numbers :9704
		LUT fanins:4	 numbers :13164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 81408000 bytes

[2021-11-24 13:04:43,396]mapper_test.py:228:[INFO]: area: 28098 level: 92
[2021-11-24 13:27:41,375]mapper_test.py:79:[INFO]: run case "log2"
[2021-11-24 13:27:41,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:41,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:42,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   29378.  Ch =     0.  Total mem =    4.04 MB. Peak cut mem =    0.67 MB.
P:  Del =  113.00.  Ar =   15040.0.  Edge =    48821.  Cut =   307229.  T =     0.11 sec
P:  Del =  113.00.  Ar =   12423.0.  Edge =    44532.  Cut =   282494.  T =     0.11 sec
P:  Del =  113.00.  Ar =   13213.0.  Edge =    41026.  Cut =   300618.  T =     0.11 sec
E:  Del =  113.00.  Ar =   12300.0.  Edge =    39478.  Cut =   300618.  T =     0.02 sec
F:  Del =  113.00.  Ar =   10591.0.  Edge =    36459.  Cut =   250390.  T =     0.09 sec
E:  Del =  113.00.  Ar =   10502.0.  Edge =    36287.  Cut =   250390.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10241.0.  Edge =    34863.  Cut =   256045.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10229.0.  Edge =    34848.  Cut =   256045.  T =     0.02 sec
A:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.16 sec
E:  Del =  113.00.  Ar =   10209.0.  Edge =    34813.  Cut =   257736.  T =     0.02 sec
Total time =     0.81 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %
Peak memory: 41082880 bytes

[2021-11-24 13:27:42,605]mapper_test.py:160:[INFO]: area: 10209 level: 113
[2021-11-24 13:27:42,605]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:05,945]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
Mapping time: 0.031085 secs
Mapping time: 0.056477 secs
	Report mapping result:
		klut_size()     :28132
		klut.num_gates():28098
		max delay       :92
		max area        :28209
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5230
		LUT fanins:3	 numbers :9704
		LUT fanins:4	 numbers :13164
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v
	Peak memory: 79048704 bytes

[2021-11-24 13:28:05,946]mapper_test.py:228:[INFO]: area: 28098 level: 92
