#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun 27 20:49:56 2017
# Process ID: 8336
# Current directory: C:/Users/Administrator/Desktop/LOCK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4372 C:\Users\Administrator\Desktop\LOCK\LOCK.xpr
# Log file: C:/Users/Administrator/Desktop/LOCK/vivado.log
# Journal file: C:/Users/Administrator/Desktop/LOCK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/LOCK/LOCK.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 838.656 ; gain = 113.059
open_bd_design {C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:translate:1.0 - translate_0
Adding cell -- xilinx.com:module_ref:translate:1.0 - translate_1
Adding cell -- xilinx.com:module_ref:rejudge:1.0 - rejudge_0
Adding cell -- xilinx.com:module_ref:timeless:1.0 - timeless_0
Adding cell -- xilinx.com:module_ref:set_check:1.0 - set_check_0
Adding cell -- xilinx.com:module_ref:check:1.0 - check_0
Adding cell -- xilinx.com:module_ref:rset:1.0 - rset_0
Adding cell -- xilinx.com:module_ref:light:1.0 - light_0
Adding cell -- xilinx.com:module_ref:reset:1.0 - reset_0
Adding cell -- xilinx.com:module_ref:clk:1.0 - clk_0
Adding cell -- xilinx.com:module_ref:press:1.0 - press_0
Adding cell -- xilinx.com:module_ref:press:1.0 - press_1
Adding cell -- xilinx.com:module_ref:press:1.0 - press_2
Adding cell -- xilinx.com:module_ref:press:1.0 - press_3
Adding cell -- xilinx.com:module_ref:creat:1.0 - creat_0
Adding cell -- xilinx.com:module_ref:add:1.0 - add_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clk_1(undef) and /check_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clk_3(undef) and /timeless_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rset_0/set(undef) and /set_check_0/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:17 . Memory (MB): peak = 868.301 ; gain = 29.645
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets set_check_0_warning]
connect_bd_net [get_bd_pins add_0/warning] [get_bd_pins set_check_0/judge]
connect_bd_net [get_bd_pins add_0/warning] [get_bd_pins press_0/judge]
connect_bd_net [get_bd_pins add_0/warning] [get_bd_pins press_1/judge]
connect_bd_net [get_bd_pins add_0/warning] [get_bd_pins press_2/judge]
connect_bd_net [get_bd_pins add_0/warning] [get_bd_pins press_3/judge]
connect_bd_net [get_bd_pins set_check_0/warning] [get_bd_pins add_0/warning_1]
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/check_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/timeless_0/warning

Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block light_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block set_check_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block check_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block translate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block translate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timeless_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rejudge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block creat_0 .
Exporting to file C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Jun 27 20:55:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/runme.log
[Tue Jun 27 20:55:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1009.090 ; gain = 107.617
reset_run synth_1
connect_bd_net [get_bd_pins timeless_0/warning] [get_bd_pins add_0/warning]
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/check_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block light_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block set_check_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block check_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block translate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block translate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timeless_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rejudge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block creat_0 .
Exporting to file C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Jun 27 20:57:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/runme.log
[Tue Jun 27 20:57:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 1047.047 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/.Xil/Vivado-8336-PC-201612271922/dcp65/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/.Xil/Vivado-8336-PC-201612271922/dcp65/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1192.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1192.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.066 ; gain = 243.691
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_bd_design {C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
update_module_reference {design_1_press_0_0 design_1_press_1_0 design_1_press_2_0 design_1_press_3_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_fileset: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.180 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2015.180 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_press_0_0 from press_v1_0 1.0 to press_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'judge'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'warning'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_press_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'judge' is not found on the upgraded version of the cell '/press_0'. Its connection to the net 'add_0_warning' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_press_1_0 from press_v1_0 1.0 to press_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'judge'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'warning'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_press_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'judge' is not found on the upgraded version of the cell '/press_1'. Its connection to the net 'add_0_warning' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_press_2_0 from press_v1_0 1.0 to press_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'judge'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'warning'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_press_2_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'judge' is not found on the upgraded version of the cell '/press_2'. Its connection to the net 'add_0_warning' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_press_3_0 from press_v1_0 1.0 to press_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'judge'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'warning'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_press_3_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'judge' is not found on the upgraded version of the cell '/press_3'. Its connection to the net 'add_0_warning' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_press_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_press_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_press_2_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_press_3_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:02:28 . Memory (MB): peak = 2015.180 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:34 ; elapsed = 00:03:02 . Memory (MB): peak = 2015.180 ; gain = 0.000
update_module_reference design_1_timeless_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2025.668 ; gain = 10.488
delete_ip_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2025.668 ; gain = 10.488
INFO: [IP_Flow 19-1972] Upgraded design_1_timeless_0_0 from timeless_v1_0 1.0 to timeless_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'set'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_timeless_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0/clk_3(undef) and /timeless_0_upgraded_ipi/clk(clk)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_timeless_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2025.668 ; gain = 10.488
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 2025.668 ; gain = 10.488
connect_bd_net [get_bd_pins press_0/warning] [get_bd_pins add_0/warning]
connect_bd_net [get_bd_pins press_1/warning] [get_bd_pins add_0/warning]
connect_bd_net [get_bd_pins press_2/warning] [get_bd_pins add_0/warning]
connect_bd_net [get_bd_pins press_3/warning] [get_bd_pins add_0/warning]
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins timeless_0/set] [get_bd_pins rset_0/set]
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_set_check_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2025.668 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2025.668 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_set_check_0_0 from set_check_v1_0 1.0 to set_check_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_set_check_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'set'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_set_check_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'clk' is not found on the upgraded version of the cell '/set_check_0'. Its connection to the net 'rset_0_set' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_set_check_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2025.668 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2025.668 ; gain = 0.000
connect_bd_net [get_bd_pins set_check_0/set] [get_bd_pins rset_0/set]
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
CRITICAL WARNING: [BD 41-1367] The port name 'Out' of cell '/check_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block press_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block light_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block set_check_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block check_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block translate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block translate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timeless_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rejudge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block creat_0 .
Exporting to file C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue Jun 27 22:30:21 2017] Launched design_1_press_0_0_synth_1, design_1_press_1_0_synth_1, design_1_press_2_0_synth_1, design_1_press_3_0_synth_1, design_1_set_check_0_0_synth_1, design_1_timeless_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_press_0_0_synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_press_0_0_synth_1/runme.log
design_1_press_1_0_synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_press_1_0_synth_1/runme.log
design_1_press_2_0_synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_press_2_0_synth_1/runme.log
design_1_press_3_0_synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_press_3_0_synth_1/runme.log
design_1_set_check_0_0_synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_set_check_0_0_synth_1/runme.log
design_1_timeless_0_0_synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/design_1_timeless_0_0_synth_1/runme.log
synth_1: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/runme.log
[Tue Jun 27 22:30:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:04:09 . Memory (MB): peak = 2056.121 ; gain = 30.453
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/LOCK/LOCK.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 22:49:13 2017...
