<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="adc1_data_a_d0[11]"/>
        <net name="adc1_data_a_d0[10]"/>
        <net name="adc1_data_a_d0[9]"/>
        <net name="adc1_data_a_d0[8]"/>
        <net name="adc1_data_a_d0[7]"/>
        <net name="adc1_data_a_d0[6]"/>
        <net name="adc1_data_a_d0[5]"/>
        <net name="adc1_data_a_d0[4]"/>
        <net name="adc1_data_a_d0[3]"/>
        <net name="adc1_data_a_d0[2]"/>
        <net name="adc1_data_a_d0[1]"/>
        <net name="adc1_data_a_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="adc1_data_b_d0[11]"/>
        <net name="adc1_data_b_d0[10]"/>
        <net name="adc1_data_b_d0[9]"/>
        <net name="adc1_data_b_d0[8]"/>
        <net name="adc1_data_b_d0[7]"/>
        <net name="adc1_data_b_d0[6]"/>
        <net name="adc1_data_b_d0[5]"/>
        <net name="adc1_data_b_d0[4]"/>
        <net name="adc1_data_b_d0[3]"/>
        <net name="adc1_data_b_d0[2]"/>
        <net name="adc1_data_b_d0[1]"/>
        <net name="adc1_data_b_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3b505a030738513c98471d25f5b1f848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="adc2_data_b_d0[11]"/>
        <net name="adc2_data_b_d0[10]"/>
        <net name="adc2_data_b_d0[9]"/>
        <net name="adc2_data_b_d0[8]"/>
        <net name="adc2_data_b_d0[7]"/>
        <net name="adc2_data_b_d0[6]"/>
        <net name="adc2_data_b_d0[5]"/>
        <net name="adc2_data_b_d0[4]"/>
        <net name="adc2_data_b_d0[3]"/>
        <net name="adc2_data_b_d0[2]"/>
        <net name="adc2_data_b_d0[1]"/>
        <net name="adc2_data_b_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3b505a030738513c98471d25f5b1f848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="adc2_data_a_d0[11]"/>
        <net name="adc2_data_a_d0[10]"/>
        <net name="adc2_data_a_d0[9]"/>
        <net name="adc2_data_a_d0[8]"/>
        <net name="adc2_data_a_d0[7]"/>
        <net name="adc2_data_a_d0[6]"/>
        <net name="adc2_data_a_d0[5]"/>
        <net name="adc2_data_a_d0[4]"/>
        <net name="adc2_data_a_d0[3]"/>
        <net name="adc2_data_a_d0[2]"/>
        <net name="adc2_data_a_d0[1]"/>
        <net name="adc2_data_a_d0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="wr_burst_data[63]"/>
        <net name="wr_burst_data[62]"/>
        <net name="wr_burst_data[61]"/>
        <net name="wr_burst_data[60]"/>
        <net name="wr_burst_data[59]"/>
        <net name="wr_burst_data[58]"/>
        <net name="wr_burst_data[57]"/>
        <net name="wr_burst_data[56]"/>
        <net name="wr_burst_data[55]"/>
        <net name="wr_burst_data[54]"/>
        <net name="wr_burst_data[53]"/>
        <net name="wr_burst_data[52]"/>
        <net name="wr_burst_data[51]"/>
        <net name="wr_burst_data[50]"/>
        <net name="wr_burst_data[49]"/>
        <net name="wr_burst_data[48]"/>
        <net name="wr_burst_data[47]"/>
        <net name="wr_burst_data[46]"/>
        <net name="wr_burst_data[45]"/>
        <net name="wr_burst_data[44]"/>
        <net name="wr_burst_data[43]"/>
        <net name="wr_burst_data[42]"/>
        <net name="wr_burst_data[41]"/>
        <net name="wr_burst_data[40]"/>
        <net name="wr_burst_data[39]"/>
        <net name="wr_burst_data[38]"/>
        <net name="wr_burst_data[37]"/>
        <net name="wr_burst_data[36]"/>
        <net name="wr_burst_data[35]"/>
        <net name="wr_burst_data[34]"/>
        <net name="wr_burst_data[33]"/>
        <net name="wr_burst_data[32]"/>
        <net name="wr_burst_data[31]"/>
        <net name="wr_burst_data[30]"/>
        <net name="wr_burst_data[29]"/>
        <net name="wr_burst_data[28]"/>
        <net name="wr_burst_data[27]"/>
        <net name="wr_burst_data[26]"/>
        <net name="wr_burst_data[25]"/>
        <net name="wr_burst_data[24]"/>
        <net name="wr_burst_data[23]"/>
        <net name="wr_burst_data[22]"/>
        <net name="wr_burst_data[21]"/>
        <net name="wr_burst_data[20]"/>
        <net name="wr_burst_data[19]"/>
        <net name="wr_burst_data[18]"/>
        <net name="wr_burst_data[17]"/>
        <net name="wr_burst_data[16]"/>
        <net name="wr_burst_data[15]"/>
        <net name="wr_burst_data[14]"/>
        <net name="wr_burst_data[13]"/>
        <net name="wr_burst_data[12]"/>
        <net name="wr_burst_data[11]"/>
        <net name="wr_burst_data[10]"/>
        <net name="wr_burst_data[9]"/>
        <net name="wr_burst_data[8]"/>
        <net name="wr_burst_data[7]"/>
        <net name="wr_burst_data[6]"/>
        <net name="wr_burst_data[5]"/>
        <net name="wr_burst_data[4]"/>
        <net name="wr_burst_data[3]"/>
        <net name="wr_burst_data[2]"/>
        <net name="wr_burst_data[1]"/>
        <net name="wr_burst_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="wr_burst_addr[31]"/>
        <net name="wr_burst_addr[30]"/>
        <net name="wr_burst_addr[29]"/>
        <net name="wr_burst_addr[28]"/>
        <net name="wr_burst_addr[27]"/>
        <net name="wr_burst_addr[26]"/>
        <net name="wr_burst_addr[25]"/>
        <net name="wr_burst_addr[24]"/>
        <net name="wr_burst_addr[23]"/>
        <net name="wr_burst_addr[22]"/>
        <net name="wr_burst_addr[21]"/>
        <net name="wr_burst_addr[20]"/>
        <net name="wr_burst_addr[19]"/>
        <net name="wr_burst_addr[18]"/>
        <net name="wr_burst_addr[17]"/>
        <net name="wr_burst_addr[16]"/>
        <net name="wr_burst_addr[15]"/>
        <net name="wr_burst_addr[14]"/>
        <net name="wr_burst_addr[13]"/>
        <net name="wr_burst_addr[12]"/>
        <net name="wr_burst_addr[11]"/>
        <net name="wr_burst_addr[10]"/>
        <net name="wr_burst_addr[9]"/>
        <net name="wr_burst_addr[8]"/>
        <net name="wr_burst_addr[7]"/>
        <net name="wr_burst_addr[6]"/>
        <net name="wr_burst_addr[5]"/>
        <net name="wr_burst_addr[4]"/>
        <net name="wr_burst_addr[3]"/>
        <net name="wr_burst_addr[2]"/>
        <net name="wr_burst_addr[1]"/>
        <net name="wr_burst_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_cnt[7]"/>
        <net name="mem_test_m0/wr_cnt[6]"/>
        <net name="mem_test_m0/wr_cnt[5]"/>
        <net name="mem_test_m0/wr_cnt[4]"/>
        <net name="mem_test_m0/wr_cnt[3]"/>
        <net name="mem_test_m0/wr_cnt[2]"/>
        <net name="mem_test_m0/wr_cnt[1]"/>
        <net name="mem_test_m0/wr_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/state[2]"/>
        <net name="mem_test_m0/state[1]"/>
        <net name="mem_test_m0/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/pl_cnt[31]"/>
        <net name="mem_test_m0/pl_cnt[30]"/>
        <net name="mem_test_m0/pl_cnt[29]"/>
        <net name="mem_test_m0/pl_cnt[28]"/>
        <net name="mem_test_m0/pl_cnt[27]"/>
        <net name="mem_test_m0/pl_cnt[26]"/>
        <net name="mem_test_m0/pl_cnt[25]"/>
        <net name="mem_test_m0/pl_cnt[24]"/>
        <net name="mem_test_m0/pl_cnt[23]"/>
        <net name="mem_test_m0/pl_cnt[22]"/>
        <net name="mem_test_m0/pl_cnt[21]"/>
        <net name="mem_test_m0/pl_cnt[20]"/>
        <net name="mem_test_m0/pl_cnt[19]"/>
        <net name="mem_test_m0/pl_cnt[18]"/>
        <net name="mem_test_m0/pl_cnt[17]"/>
        <net name="mem_test_m0/pl_cnt[16]"/>
        <net name="mem_test_m0/pl_cnt[15]"/>
        <net name="mem_test_m0/pl_cnt[14]"/>
        <net name="mem_test_m0/pl_cnt[13]"/>
        <net name="mem_test_m0/pl_cnt[12]"/>
        <net name="mem_test_m0/pl_cnt[11]"/>
        <net name="mem_test_m0/pl_cnt[10]"/>
        <net name="mem_test_m0/pl_cnt[9]"/>
        <net name="mem_test_m0/pl_cnt[8]"/>
        <net name="mem_test_m0/pl_cnt[7]"/>
        <net name="mem_test_m0/pl_cnt[6]"/>
        <net name="mem_test_m0/pl_cnt[5]"/>
        <net name="mem_test_m0/pl_cnt[4]"/>
        <net name="mem_test_m0/pl_cnt[3]"/>
        <net name="mem_test_m0/pl_cnt[2]"/>
        <net name="mem_test_m0/pl_cnt[1]"/>
        <net name="mem_test_m0/pl_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/adc_ltc2271_3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="adc2_data_b[11]"/>
        <net name="adc2_data_b[10]"/>
        <net name="adc2_data_b[9]"/>
        <net name="adc2_data_b[8]"/>
        <net name="adc2_data_b[7]"/>
        <net name="adc2_data_b[6]"/>
        <net name="adc2_data_b[5]"/>
        <net name="adc2_data_b[4]"/>
        <net name="adc2_data_b[3]"/>
        <net name="adc2_data_b[2]"/>
        <net name="adc2_data_b[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/adc_ltc2271_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="adc2_data_a[11]"/>
        <net name="adc2_data_a[10]"/>
        <net name="adc2_data_a[9]"/>
        <net name="adc2_data_a[8]"/>
        <net name="adc2_data_a[7]"/>
        <net name="adc2_data_a[6]"/>
        <net name="adc2_data_a[5]"/>
        <net name="adc2_data_a[4]"/>
        <net name="adc2_data_a[3]"/>
        <net name="adc2_data_a[2]"/>
        <net name="adc2_data_a[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/adc_ltc2271_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="adc1_data_b[11]"/>
        <net name="adc1_data_b[10]"/>
        <net name="adc1_data_b[9]"/>
        <net name="adc1_data_b[8]"/>
        <net name="adc1_data_b[7]"/>
        <net name="adc1_data_b[6]"/>
        <net name="adc1_data_b[5]"/>
        <net name="adc1_data_b[4]"/>
        <net name="adc1_data_b[3]"/>
        <net name="adc1_data_b[2]"/>
        <net name="adc1_data_b[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/adc_ltc2271_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="adc1_data_a[11]"/>
        <net name="adc1_data_a[10]"/>
        <net name="adc1_data_a[9]"/>
        <net name="adc1_data_a[8]"/>
        <net name="adc1_data_a[7]"/>
        <net name="adc1_data_a[6]"/>
        <net name="adc1_data_a[5]"/>
        <net name="adc1_data_a[4]"/>
        <net name="adc1_data_a[3]"/>
        <net name="adc1_data_a[2]"/>
        <net name="adc1_data_a[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/adc_cnt[4]"/>
        <net name="mem_test_m0/adc_cnt[3]"/>
        <net name="mem_test_m0/adc_cnt[2]"/>
        <net name="mem_test_m0/adc_cnt[1]"/>
        <net name="mem_test_m0/adc_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="wr_burst_len[9]"/>
        <net name="wr_burst_len[8]"/>
        <net name="wr_burst_len[7]"/>
        <net name="wr_burst_len[6]"/>
        <net name="wr_burst_len[5]"/>
        <net name="wr_burst_len[4]"/>
        <net name="wr_burst_len[3]"/>
        <net name="wr_burst_len[2]"/>
        <net name="wr_burst_len[1]"/>
        <net name="wr_burst_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="adc2_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="adc2_clk_BUFG"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/f_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/p_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="PL_KEY_IBUF_BUFG"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="wr_burst_data_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="wr_burst_finish"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="153350719"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="wr_burst_req"/>
      </nets>
    </probe>
  </probeset>
</probeData>
