// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dct_2d_HH_
#define _dct_2d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_1d2.h"
#include "dct_2d_row_outbuf.h"

namespace ap_rtl {

struct dct_2d : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > in_block_address0;
    sc_out< sc_logic > in_block_ce0;
    sc_in< sc_lv<16> > in_block_q0;
    sc_out< sc_lv<6> > out_block_address0;
    sc_out< sc_logic > out_block_ce0;
    sc_out< sc_logic > out_block_we0;
    sc_out< sc_lv<16> > out_block_d0;


    // Module declarations
    dct_2d(sc_module_name name);
    SC_HAS_PROCESS(dct_2d);

    ~dct_2d();

    sc_trace_file* mVcdFile;

    dct_2d_row_outbuf* row_outbuf_U;
    dct_2d_row_outbuf* col_outbuf_U;
    dct_2d_row_outbuf* col_inbuf_U;
    dct_1d2* grp_dct_1d2_fu_173;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_fu_194_p2;
    sc_signal< sc_lv<4> > i_reg_365;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > j_fu_206_p2;
    sc_signal< sc_lv<4> > j_reg_373;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > zext_ln38_fu_212_p1;
    sc_signal< sc_lv<8> > zext_ln38_reg_378;
    sc_signal< sc_lv<1> > icmp_ln35_fu_200_p2;
    sc_signal< sc_lv<8> > zext_ln37_fu_224_p1;
    sc_signal< sc_lv<8> > zext_ln37_reg_383;
    sc_signal< sc_lv<4> > i_5_fu_234_p2;
    sc_signal< sc_lv<4> > i_5_reg_391;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln37_fu_228_p2;
    sc_signal< sc_lv<8> > add_ln38_1_fu_266_p2;
    sc_signal< sc_lv<8> > add_ln38_1_reg_401;
    sc_signal< sc_lv<16> > row_outbuf_q0;
    sc_signal< sc_lv<16> > row_outbuf_load_reg_406;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > i_4_fu_281_p2;
    sc_signal< sc_lv<4> > i_4_reg_414;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > j_2_fu_293_p2;
    sc_signal< sc_lv<4> > j_2_reg_422;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > zext_ln49_fu_299_p1;
    sc_signal< sc_lv<8> > zext_ln49_reg_427;
    sc_signal< sc_lv<1> > icmp_ln46_fu_287_p2;
    sc_signal< sc_lv<8> > zext_ln48_fu_311_p1;
    sc_signal< sc_lv<8> > zext_ln48_reg_432;
    sc_signal< sc_lv<4> > i_6_fu_321_p2;
    sc_signal< sc_lv<4> > i_6_reg_440;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<8> > add_ln49_fu_331_p2;
    sc_signal< sc_lv<8> > add_ln49_reg_445;
    sc_signal< sc_lv<1> > icmp_ln48_fu_315_p2;
    sc_signal< sc_lv<16> > col_outbuf_q0;
    sc_signal< sc_lv<16> > col_outbuf_load_reg_455;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<6> > row_outbuf_address0;
    sc_signal< sc_logic > row_outbuf_ce0;
    sc_signal< sc_logic > row_outbuf_we0;
    sc_signal< sc_lv<6> > col_outbuf_address0;
    sc_signal< sc_logic > col_outbuf_ce0;
    sc_signal< sc_logic > col_outbuf_we0;
    sc_signal< sc_lv<6> > col_inbuf_address0;
    sc_signal< sc_logic > col_inbuf_ce0;
    sc_signal< sc_logic > col_inbuf_we0;
    sc_signal< sc_lv<16> > col_inbuf_q0;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_ap_start;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_ap_done;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_ap_idle;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_ap_ready;
    sc_signal< sc_lv<6> > grp_dct_1d2_fu_173_src_address0;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_src_ce0;
    sc_signal< sc_lv<16> > grp_dct_1d2_fu_173_src_q0;
    sc_signal< sc_lv<4> > grp_dct_1d2_fu_173_src_offset;
    sc_signal< sc_lv<6> > grp_dct_1d2_fu_173_dst_address0;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_dst_ce0;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_dst_we0;
    sc_signal< sc_lv<16> > grp_dct_1d2_fu_173_dst_d0;
    sc_signal< sc_lv<4> > grp_dct_1d2_fu_173_dst_offset;
    sc_signal< sc_lv<4> > i_0_reg_105;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > j_0_reg_117;
    sc_signal< sc_lv<1> > icmp_ln30_fu_188_p2;
    sc_signal< sc_lv<4> > i_1_reg_128;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > i_2_reg_139;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > j_1_reg_151;
    sc_signal< sc_lv<1> > icmp_ln41_fu_275_p2;
    sc_signal< sc_lv<4> > i_3_reg_162;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_dct_1d2_fu_173_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln38_3_fu_261_p1;
    sc_signal< sc_lv<64> > zext_ln38_4_fu_271_p1;
    sc_signal< sc_lv<64> > zext_ln49_4_fu_353_p1;
    sc_signal< sc_lv<64> > zext_ln49_2_fu_358_p1;
    sc_signal< sc_lv<7> > tmp_2_fu_216_p3;
    sc_signal< sc_lv<7> > tmp_3_fu_244_p3;
    sc_signal< sc_lv<8> > zext_ln38_2_fu_252_p1;
    sc_signal< sc_lv<8> > add_ln38_fu_256_p2;
    sc_signal< sc_lv<8> > zext_ln38_1_fu_240_p1;
    sc_signal< sc_lv<7> > tmp_4_fu_303_p3;
    sc_signal< sc_lv<8> > zext_ln49_1_fu_327_p1;
    sc_signal< sc_lv<7> > tmp_5_fu_336_p3;
    sc_signal< sc_lv<8> > zext_ln49_3_fu_344_p1;
    sc_signal< sc_lv<8> > add_ln49_1_fu_348_p2;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_state7;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_state9;
    static const sc_lv<13> ap_ST_fsm_state10;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_state12;
    static const sc_lv<13> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln38_1_fu_266_p2();
    void thread_add_ln38_fu_256_p2();
    void thread_add_ln49_1_fu_348_p2();
    void thread_add_ln49_fu_331_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_col_inbuf_address0();
    void thread_col_inbuf_ce0();
    void thread_col_inbuf_we0();
    void thread_col_outbuf_address0();
    void thread_col_outbuf_ce0();
    void thread_col_outbuf_we0();
    void thread_grp_dct_1d2_fu_173_ap_start();
    void thread_grp_dct_1d2_fu_173_dst_offset();
    void thread_grp_dct_1d2_fu_173_src_offset();
    void thread_grp_dct_1d2_fu_173_src_q0();
    void thread_i_4_fu_281_p2();
    void thread_i_5_fu_234_p2();
    void thread_i_6_fu_321_p2();
    void thread_i_fu_194_p2();
    void thread_icmp_ln30_fu_188_p2();
    void thread_icmp_ln35_fu_200_p2();
    void thread_icmp_ln37_fu_228_p2();
    void thread_icmp_ln41_fu_275_p2();
    void thread_icmp_ln46_fu_287_p2();
    void thread_icmp_ln48_fu_315_p2();
    void thread_in_block_address0();
    void thread_in_block_ce0();
    void thread_j_2_fu_293_p2();
    void thread_j_fu_206_p2();
    void thread_out_block_address0();
    void thread_out_block_ce0();
    void thread_out_block_d0();
    void thread_out_block_we0();
    void thread_row_outbuf_address0();
    void thread_row_outbuf_ce0();
    void thread_row_outbuf_we0();
    void thread_tmp_2_fu_216_p3();
    void thread_tmp_3_fu_244_p3();
    void thread_tmp_4_fu_303_p3();
    void thread_tmp_5_fu_336_p3();
    void thread_zext_ln37_fu_224_p1();
    void thread_zext_ln38_1_fu_240_p1();
    void thread_zext_ln38_2_fu_252_p1();
    void thread_zext_ln38_3_fu_261_p1();
    void thread_zext_ln38_4_fu_271_p1();
    void thread_zext_ln38_fu_212_p1();
    void thread_zext_ln48_fu_311_p1();
    void thread_zext_ln49_1_fu_327_p1();
    void thread_zext_ln49_2_fu_358_p1();
    void thread_zext_ln49_3_fu_344_p1();
    void thread_zext_ln49_4_fu_353_p1();
    void thread_zext_ln49_fu_299_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
