<stg><name>udpRxEngine</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2">
<![CDATA[
entry:11 %ure_state_load = load i2 %ure_state

]]></Node>
<StgValue><ssdm name="ure_state_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
entry:14 %switch_ln117 = switch i2 %ure_state_load, void %sw.bb.i, i2 2, void %sw.bb98.i, i2 1, void %sw.bb54.i

]]></Node>
<StgValue><ssdm name="switch_ln117"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="32">
<![CDATA[
sw.bb54.i:0 %tmp_i_111 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_111"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb54.i:1 %br_ln147 = br i1 %tmp_i_111, void %if.end97.i, void %if.then56.i

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="641" op_0_bw="641" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then56.i:0 %empty_112 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="641">
<![CDATA[
if.then56.i:1 %currWord_data_1 = extractvalue i641 %empty_112

]]></Node>
<StgValue><ssdm name="currWord_data_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="641">
<![CDATA[
if.then56.i:2 %currWord_keep_1 = extractvalue i641 %empty_112

]]></Node>
<StgValue><ssdm name="currWord_keep_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="641">
<![CDATA[
if.then56.i:3 %currWord_last = extractvalue i641 %empty_112

]]></Node>
<StgValue><ssdm name="currWord_last"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="224" op_0_bw="512">
<![CDATA[
if.then56.i:6 %trunc_ln153 = trunc i512 %currWord_data_1

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="64">
<![CDATA[
if.then56.i:7 %trunc_ln154 = trunc i64 %currWord_keep_1

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="288" op_0_bw="288" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then56.i:8 %tmp_56_i = partselect i288 @_ssdm_op_PartSelect.i288.i512.i32.i32, i512 %currWord_data_1, i32 224, i32 511

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then56.i:11 %tmp_58_i = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %currWord_keep_1, i32 28, i32 63

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then56.i:14 %br_ln161 = br i1 %currWord_last, void %if.end96.i, void %if.then87.i

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
<literal name="currWord_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then87.i:0 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %currWord_keep_1, i32 28

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
<literal name="currWord_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then87.i:1 %br_ln162 = br i1 %tmp, void %if.else92.i, void %if.then91.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
<literal name="currWord_last" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.else92.i:0 %store_ln166 = store i2 0, i2 %ure_state

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
<literal name="currWord_last" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.else92.i:1 %br_ln0 = br void %if.end96.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
<literal name="currWord_last" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then91.i:0 %store_ln163 = store i2 2, i2 %ure_state

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
<literal name="currWord_last" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
if.then91.i:1 %br_ln163 = br void %if.end96.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.end97.i:0 %br_ln171 = br void %udpRxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb98.i:5 %store_ln177 = store i2 0, i2 %ure_state

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln119 = br i1 %tmp_i, void %if.end53.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="641" op_0_bw="641" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.then.i:0 %empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 %rxUdpDataIn_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="641">
<![CDATA[
if.then.i:1 %currWord_data = extractvalue i641 %empty

]]></Node>
<StgValue><ssdm name="currWord_data"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="641">
<![CDATA[
if.then.i:2 %currWord_keep = extractvalue i641 %empty

]]></Node>
<StgValue><ssdm name="currWord_keep"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="641">
<![CDATA[
if.then.i:3 %currWord_last_3 = extractvalue i641 %empty

]]></Node>
<StgValue><ssdm name="currWord_last_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %tmp_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %tmp_41_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:6 %tmp_42_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:7 %tmp_43_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:8 %tmp_44_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:9 %tmp_45_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:10 %tmp_46_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:11 %tmp_47_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:12 %tmp_48_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:13 %tmp_49_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:14 %tmp_50_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:15 %tmp_51_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="288" op_0_bw="288" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:16 %auxWord_data = partselect i288 @_ssdm_op_PartSelect.i288.i512.i32.i32, i512 %currWord_data, i32 224, i32 511

]]></Node>
<StgValue><ssdm name="auxWord_data"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:18 %auxWord_keep = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %currWord_keep, i32 28, i32 63

]]></Node>
<StgValue><ssdm name="auxWord_keep"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:23 %br_ln138 = br i1 %currWord_last_3, void %if.else.i, void %if.then52.i

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.else.i:0 %store_ln141 = store i2 1, i2 %ure_state

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:1 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
if.end53.i:0 %br_ln145 = br void %udpRxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:6 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %rxUdpDataIn_V_data_V, i64 %rxUdpDataIn_V_keep_V, i64 %rxUdpDataIn_V_strb_V, i1 0, i1 %rxUdpDataIn_V_last_V, i1 0, i1 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ureMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="512" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rxUdpDataIn_V_last_V, i64 %rxUdpDataIn_V_strb_V, i64 %rxUdpDataIn_V_keep_V, i512 %rxUdpDataIn_V_data_V, void @empty_0, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512">
<![CDATA[
entry:12 %prevWord_data_1_load = load i512 %prevWord_data_1

]]></Node>
<StgValue><ssdm name="prevWord_data_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %prevWord_keep_1_load = load i64 %prevWord_keep_1

]]></Node>
<StgValue><ssdm name="prevWord_keep_1_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="288" op_0_bw="512">
<![CDATA[
if.then56.i:4 %trunc_ln151 = trunc i512 %prevWord_data_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="64">
<![CDATA[
if.then56.i:5 %trunc_ln152 = trunc i64 %prevWord_keep_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln152"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="288" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then56.i:9 %tmp_57_i = partset i512 @_ssdm_op_PartSet.i512.i512.i288.i32.i32, i512 %prevWord_data_1_load, i288 %tmp_56_i, i32 0, i32 287

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
if.then56.i:10 %store_ln157 = store i512 %tmp_57_i, i512 %prevWord_data_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="36" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then56.i:12 %tmp_59_i = partset i64 @_ssdm_op_PartSet.i64.i64.i36.i32.i32, i64 %prevWord_keep_1_load, i36 %tmp_58_i, i32 0, i32 35

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then56.i:13 %store_ln158 = store i64 %tmp_59_i, i64 %prevWord_keep_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end96.i:0 %sendWord_last = phi i1 0, void %if.then91.i, i1 1, void %if.else92.i, i1 0, void %if.then56.i

]]></Node>
<StgValue><ssdm name="sendWord_last"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="28" op_3_bw="36" op_4_bw="224" op_5_bw="288">
<![CDATA[
if.end96.i:1 %tmp_12_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i28.i36.i224.i288, i1 %sendWord_last, i28 %trunc_ln154, i36 %trunc_ln152, i224 %trunc_ln153, i288 %trunc_ln151

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1024" op_0_bw="577">
<![CDATA[
if.end96.i:2 %zext_ln169 = zext i577 %tmp_12_i

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
if.end96.i:3 %write_ln169 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln169

]]></Node>
<StgValue><ssdm name="write_ln169"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="1"/>
<literal name="tmp_i_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.end96.i:4 %br_ln170 = br void %if.end97.i

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="288" op_0_bw="512">
<![CDATA[
sw.bb98.i:0 %trunc_ln173 = trunc i512 %prevWord_data_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="36" op_0_bw="64">
<![CDATA[
sw.bb98.i:1 %trunc_ln176 = trunc i64 %prevWord_keep_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="577" op_0_bw="577" op_1_bw="29" op_2_bw="36" op_3_bw="224" op_4_bw="288">
<![CDATA[
sw.bb98.i:2 %zext_ln176_cast = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288, i29 268435456, i36 %trunc_ln176, i224 0, i288 %trunc_ln173

]]></Node>
<StgValue><ssdm name="zext_ln176_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1024" op_0_bw="577">
<![CDATA[
sw.bb98.i:3 %zext_ln176 = zext i577 %zext_ln176_cast

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
sw.bb98.i:4 %write_ln176 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln176

]]></Node>
<StgValue><ssdm name="write_ln176"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
sw.bb98.i:6 %br_ln178 = br void %udpRxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="288">
<![CDATA[
if.then.i:17 %zext_ln133 = zext i288 %auxWord_data

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="36">
<![CDATA[
if.then.i:19 %zext_ln134 = zext i36 %auxWord_keep

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="97" op_0_bw="97" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
if.then.i:20 %zext_ln137_cast = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i1 1, i8 %tmp_51_i, i8 %tmp_50_i, i8 %tmp_49_i, i8 %tmp_48_i, i8 %tmp_47_i, i8 %tmp_46_i, i8 %tmp_45_i, i8 %tmp_44_i, i8 %tmp_43_i, i8 %tmp_42_i, i8 %tmp_41_i, i8 %tmp_40_i

]]></Node>
<StgValue><ssdm name="zext_ln137_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="97">
<![CDATA[
if.then.i:21 %zext_ln137 = zext i97 %zext_ln137_cast

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then.i:22 %write_ln137 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ureMetaData, i128 %zext_ln137

]]></Node>
<StgValue><ssdm name="write_ln137"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="577" op_0_bw="577" op_1_bw="29" op_2_bw="36" op_3_bw="224" op_4_bw="288">
<![CDATA[
if.then52.i:0 %zext_ln139_cast = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i29.i36.i224.i288, i29 268435456, i36 %auxWord_keep, i224 0, i288 %auxWord_data

]]></Node>
<StgValue><ssdm name="zext_ln139_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1024" op_0_bw="577">
<![CDATA[
if.then52.i:1 %zext_ln139 = zext i577 %zext_ln139_cast

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
if.then52.i:2 %write_ln139 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload, i1024 %zext_ln139

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.then52.i:3 %br_ln139 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
if.end.i:0 %store_ln143 = store i512 %zext_ln133, i512 %prevWord_data_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.end.i:1 %store_ln143 = store i64 %zext_ln134, i64 %prevWord_keep_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ure_state_load" val="!2"/>
<literal name="ure_state_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:2 %br_ln144 = br void %if.end53.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
udpRxEngine.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
