# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/adder_16bit_sat.vhd" \
"../../../../project_3.srcs/sources_1/new/and_1bit.vhd" \
"../../../../project_3.srcs/sources_1/new/full_adder.vhd" \
"../../../../project_3.srcs/sources_1/new/mux_16bit.vhd" \
"../../../../project_3.srcs/sources_1/new/nor_16bit.vhd" \
"../../../../project_3.srcs/sources_1/new/xor_1bit.vhd" \
"../../../../project_3.srcs/sim_1/new/test_adder_16bit_sat.vhd" \

# Do not sort compile order
nosort
