#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun  8 16:20:07 2023
# Process ID: 25240
# Current directory: C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.runs/synth_1/TopModule.vds
# Journal file: C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.runs/synth_1\vivado.jou
# Running On: LAPTOP-JCBVE25J, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
source TopModule.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 394.602 ; gain = 57.348
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10276
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 833.215 ; gain = 413.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/Top_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Addition_4bit' [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Add.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Addition_4bit' (0#1) [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Add.v:1]
INFO: [Synth 8-6157] synthesizing module 'Subtraction_4bit' [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Sub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Subtraction_4bit' (0#1) [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'BitwiseAND_4bit' [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_And.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BitwiseAND_4bit' (0#1) [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_And.v:1]
INFO: [Synth 8-6157] synthesizing module 'BitwiseOR_4bit' [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Or.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BitwiseOR_4bit' (0#1) [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Or.v:1]
INFO: [Synth 8-6157] synthesizing module 'BitwiseXOR_4bit' [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Xor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BitwiseXOR_4bit' (0#1) [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/ALU_Xor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (0#1) [C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.srcs/sources_1/new/Top_ALU.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 923.281 ; gain = 503.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 923.281 ; gain = 503.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 923.281 ; gain = 503.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 923.281 ; gain = 503.785
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT5  |     3|
|2     |LUT6  |     5|
|3     |MUXF7 |     1|
|4     |IBUF  |    11|
|5     |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1115.391 ; gain = 695.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 39d23f73
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1216.266 ; gain = 821.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/ROG ZEPHYRUS/Desktop/ALU4BIT_Project/ALU4BIT_Project.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:21:08 2023...
