date tue nov gmt server ncsa content type text html last modified fri sep gmt content length andy glew resume andy glew west shore drive madison wi home glew cs wisc edu glew ichips intel com career goals challenging hardware software development design next generation high performance microprocessor going beyond order dynamic execution instruction level parallelism towards meso scale parallelism apply technical management concepts create breakthrough system creative work like computer architecture recreate thomas edison invention factory modern world skills performance tuning analysis hardware software make anything run faster hardware high performance computer architecture especially order microarchitectures parallel processors synchronization cache bus protocols memory consistency models super scalar processors behavioural structural modelling rtls register transfer languages ihdl intel hardware description language computer arithmetic particularly redundant forms increase performance software os unix system v bsd kernel nt kernel win drivers programming languages c lisp used regularly familiar c cobol fortran pascal pl assembly languages x k x gould pn np mips r powerpc environments super micro mini super education august date ph d student university wisconsim madison advisor guri sohi research interests aggressive order superscalar dynamic execution cpus september january university illinois urbana champaign m sc electrical computer engineering thesis synchronization primitive implementation including bus abandonment lock advisor wen mei hwu subject area computer architecture parallel processing synchronization instructions cache bus protocols research super scalar processing register renaming minimal control dependencies part time january working gould motorola gpa mcgill university montreal bachelor engineering electrical engineering computer option gpa projects include ramm risc seism reduced addressing mode risc small efficient instruction set machine marianopolis college montreal diplome des etudes collegiales employment january date intel corporation hillsboro oregon august date student although continue affiliated intel microcomputer research labs e g still covered intel nda work intel breaks mainly full time student pursuing ph d november august computer architect researcher microcomputer research labs leader intel architecture cpu research group manager richard wirt intel fellow agreed tp spend approximately one year prior returning school finish ph d helping get research group ground defining research directions hiring ph d level researchers trying hire budgetting arranging capital purchases approximately computer equipment services january november computer architect p managers bob colwell dave papworth one five architects involved original p microarchitecture definition supported design providing oversight making global tradeoffs throughout life project defined top level interface subsystems defined execution unit uop instruction set defined microcode format significant contributions design non blocking cache defined performed initial rtl coding branch mechanism including interfaces btb execution units simulation studies simplify logic involved retirement branches defined global control register bus initial definition phase led p hw sw codevelopment team full time engineers students wrote p external architecture specification defined new architecturally visible features machine check mechanisms reducing tlb invalidations memory types new instructions conditional moves fast system calls liaison p architecture software groups compilers oses intel microsoft assembly language applications multimedia video d graphics games developers wrote p code tuning guide defined new memory types increase memory framebuffer performance x defined supervised block memory fill copy optimizations including inventing new cache protocol reduces memory traffic tuned code including single notorious optimization improved ispec approximately supervising recent work improving branch predictability supervising much work improving performance analysis tools code tuning defined p performance monitoring hardware emon defined supervised development software unix windows perform emon profiling new method performance analysis involving statistical sampling code locations associated particular performance problems defined supervised development priviliged mode execution pmx device driver unix microsoft oses permitting access many hardware priviliged facilities user code facilitating automation many performance validation testing procedures initially defined supervised development api profiling device drivers windows permitted investigation performance issues flat code location also according call tree supervised first application tool tuning computer games d graphics applications acted x architecture expert frequently representing p intel compatibility architecture review team cart creator keeper official intel x instruction set definition behalf cart cart expert apic interrupt controller architecture cart expert smm system management mode original investigator x instruction set enhancements support multimedia video graphics p representative mmx definition effort key inventions permit instruction set enhancement without os changes p representative evaluation future instruction set architectures future x microarchitectures member intel research council natural datatypes technical committee supervising research multimedia graphics speech handwriting recognition etc january may teaching assistant foundations vlsi design automation course cs lgj taught professor larry jones bell labs naperville indian hill university illinois urbana champaign department computer science december november os developer december november member technical staff e university urbana il october site owned gould csd october site sold motorola mcd november left take vacation returning full time studies january october october performance evaluation team leader motorola microcomputer division manufacturer mc mc vme bus computer systems based unix system v release tasked find next generation computer system performance problems worked widely unix kernel vmebus board level performance issues supervised one computer scientist working filesystem performance leading multiple filesystem block sizes change buffer cache scanning algorithm improve interactive response wrote kernel tuning guide system v systems investigated poor memory system performance due insufficient write buffering slow bus arbitration wrote white paper timers leading improved comparison based timer implemented systems eliminated jitter drift errors consultant multiprocessor graphics groups devised performance tests interactive jerkiness budgetted approximately us hardware software resources purchases december october member technical staff gould computer systems division urbana illinois manufacturer gould pn superminis np minisupers advanced planning active discussions planning advanced risc mini supercomputer systems os group interface hardware design instruction set retirement interrupt structure simplification utx performance q performance evaluation pn np product lines development tools performance evaluation wrote application notes use directly connected interrupts eliminating jitter drift errors timer facilities utx ab maintenance testing q bugfixing nfs timers buffer cache system v compatibility utx performance member first performance team gould unix development responsible tightly coupling performance issues development pn product line collected automated benchmark suite wrote real time unix benchmarks investigated performance problems system baselines buffer cache problems improved write throughput memory layout optimized inlined critical kernel routines real time unix designed implemented real time scheduler dual cpu system fixed priority non preemptive scheduling cpu targetting fast suspend resume tested high speed clock facility devised configuration control system based hardlinks parallel trees restricted environments wrapped around rcs see publications programmer systemes videotex formic saint laurent quebec naplps videotex graphical editor implemented public access graphical database system developed system managing multilingual english french versions software wrote graphics keyboard mouse drivers ibm pc compatibles designed multiport serial card unix system manager electrical engineering undergraduate computer lab mcgill university pdp codata mc based machines running unix v matrox graphics image processing systems computer operator programming consultant mcconnell computing facility mcgill university ibm assembly cobol fortran pascal pl summer student programming assistant concordia university fortran graphics programming wireframe aircraft models pdp running rt v cdc nos training intel first line manager training june transaction processing stanford western institute computer science class taught jim gray june high performance compilers class given prof michael wolfe oregon graduate institute portland may software testing class given prof roy campbell university illinois urbana champaign gould csd urbana led certificate software testing june publications andy glew boxes links parallel trees elements configuration management system usenix workshop proceedings software management usenix association april new orleans louisiana andy glew empirical evaluation ored indexing acm sigmetrics performance evaluation review vol january andy glew wen mei hwu snoopy cache test test set without excessive bus contention computer architecture news vol june pp andy glew mandar joshi improved framebuffer memory type intel design technology conference andy glew pohua change p compiler optimizations intel software development conference awards intel acheivement award pentium pro processor dynamic execution microarchitecture shared bob colwell dave papworth glenn hinton mike fetterman divisional recognition award intel israel design center idc creativity driving intel architecture microprocessor multimedia extension ia mmx architecture definition shared many members mmx team led alex peleg uri weiser patents co inventor intel patent disclosures filed approved submission patent office submitted patent office last count patents awarded us patent office personal languages english french societies ieee computer society acm sigarch sigmetrics sigmicro sigops sigplan standards balloting futurebus sci citizenship canadian us permanent resident visa references following coworker intel microcomputer research labs also worked much p wen hann wang manager platform cache memory subsystem research section intel microcomputer research labs intel corporation ne th ave mailstop jf hillsboro wang ichips intel com following managers intel p bob colwell manager p architecture colwell ichips intel com dave papworth manager p macroarchitecture papworth ichips intel com intel corporation ne th ave mailstop jf hillsboro ms advisor professor wen mei hwu csrl mc w main urbana il hwu crhc uiuc edu following intel luminaries agreed provide phone references character re busy allowed write write letters reference wanted include names blatant name dropping john crawford intel fellow p manager john h crawford ccm sc intel com fred pollack intel fellow manager microprocessor architecture planning fred pollack ccm jf intel com pete macwilliams intel fellow intel server division pete macwilliams ccm jf intel com previous employer steve bunch manager urbana design center motorola microcomputer division e university urbana illinois srb urbana mcd mot com scott preece manager distributed systems group urbana design center motorola microcomputer division e university urbana illinois preece urbana mcd mot com header u g l glew public html rcs resume html v glew exp