{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708105262796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105262812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:41:02 2024 " "Processing started: Fri Feb 16 12:41:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105262812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708105262812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpAdder -c fpAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708105262812 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708105263292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enasdff-rtl " "Found design unit 1: enasdff-rtl" {  } { { "enasdFF.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263857 ""} { "Info" "ISGN_ENTITY_NAME" "1 enasdff " "Found entity 1: enasdff" {  } { { "enasdFF.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "srlatch.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263872 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "srlatch.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitupcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitupcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitUpCounter-rtl " "Found design unit 1: sevenBitUpCounter-rtl" {  } { { "sevenBitUpCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitUpCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263904 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitUpCounter " "Found entity 1: sevenBitUpCounter" {  } { { "sevenBitUpCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitUpCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitRegister-rtl " "Found design unit 1: sevenBitRegister-rtl" {  } { { "sevenBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263919 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitRegister " "Found entity 1: sevenBitRegister" {  } { { "sevenBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitDownCounter-rtl " "Found design unit 1: sevenBitDownCounter-rtl" {  } { { "sevenBitDownCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263951 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitDownCounter " "Found entity 1: sevenBitDownCounter" {  } { { "sevenBitDownCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitComparator-rtl " "Found design unit 1: sevenBitComparator-rtl" {  } { { "sevenBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263966 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitComparator " "Found entity 1: sevenBitComparator" {  } { { "sevenBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitAdder-structural " "Found design unit 1: sevenBitAdder-structural" {  } { { "sevenBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263982 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitAdder " "Found entity 1: sevenBitAdder" {  } { { "sevenBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBit2x1Mux-struct " "Found design unit 1: sevenBit2x1Mux-struct" {  } { { "sevenBit2x1Mux.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBit2x1Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263997 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBit2x1Mux " "Found entity 1: sevenBit2x1Mux" {  } { { "sevenBit2x1Mux.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBit2x1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105263997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105263997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-struct " "Found design unit 1: oneBitFullAdder-struct" {  } { { "oneBitFullAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264013 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "oneBitFullAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264044 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/oneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitShiftRegister-rtl " "Found design unit 1: nineBitShiftRegister-rtl" {  } { { "nineBitShiftRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitShiftRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264060 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitShiftRegister " "Found entity 1: nineBitShiftRegister" {  } { { "nineBitShiftRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-struct " "Found design unit 1: nineBitAdder-struct" {  } { { "nineBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264091 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpaddercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdderControl-rtl " "Found design unit 1: fpAdderControl-rtl" {  } { { "fpAdderControl.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264107 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdderControl " "Found entity 1: fpAdderControl" {  } { { "fpAdderControl.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264122 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264138 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomplementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomplementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComplementer-rtl " "Found design unit 1: eightBitComplementer-rtl" {  } { { "eightBitComplementer.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitComplementer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264154 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComplementer " "Found entity 1: eightBitComplementer" {  } { { "eightBitComplementer.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitComplementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264185 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdder-rtl " "Found design unit 1: fpAdder-rtl" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264201 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdder " "Found entity 1: fpAdder" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdder_tb-tb_arch " "Found design unit 1: fpAdder_tb-tb_arch" {  } { { "fpAdder_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264216 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdder_tb " "Found entity 1: fpAdder_tb" {  } { { "fpAdder_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708105264216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708105264216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpAdder " "Elaborating entity \"fpAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708105264372 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow fpAdder.vhd(12) " "VHDL Signal Declaration warning at fpAdder.vhd(12): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708105264372 "|fpAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_done fpAdder.vhd(141) " "Verilog HDL or VHDL warning at fpAdder.vhd(141): object \"int_done\" assigned a value but never read" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708105264388 "|fpAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_state fpAdder.vhd(145) " "Verilog HDL or VHDL warning at fpAdder.vhd(145): object \"int_state\" assigned a value but never read" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708105264388 "|fpAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdderControl fpAdderControl:controller " "Elaborating entity \"fpAdderControl\" for hierarchy \"fpAdderControl:controller\"" {  } { { "fpAdder.vhd" "controller" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enasdff fpAdderControl:controller\|enasdff:s0 " "Elaborating entity \"enasdff\" for hierarchy \"fpAdderControl:controller\|enasdff:s0\"" {  } { { "fpAdderControl.vhd" "s0" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fpAdderControl:controller\|enARdFF_2:s1 " "Elaborating entity \"enARdFF_2\" for hierarchy \"fpAdderControl:controller\|enARdFF_2:s1\"" {  } { { "fpAdderControl.vhd" "s1" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdderControl.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitRegister sevenBitRegister:Ex " "Elaborating entity \"sevenBitRegister\" for hierarchy \"sevenBitRegister:Ex\"" {  } { { "fpAdder.vhd" "Ex" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComplementer eightBitComplementer:complementerX " "Elaborating entity \"eightBitComplementer\" for hierarchy \"eightBitComplementer:complementerX\"" {  } { { "fpAdder.vhd" "complementerX" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:exponentAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:exponentAdder\"" {  } { { "fpAdder.vhd" "exponentAdder" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:exponentAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:exponentAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/eightBitAdder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitDownCounter sevenBitDownCounter:exponentCounter " "Elaborating entity \"sevenBitDownCounter\" for hierarchy \"sevenBitDownCounter:exponentCounter\"" {  } { { "fpAdder.vhd" "exponentCounter" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitAdder sevenBitDownCounter:exponentCounter\|sevenBitAdder:adder " "Elaborating entity \"sevenBitAdder\" for hierarchy \"sevenBitDownCounter:exponentCounter\|sevenBitAdder:adder\"" {  } { { "sevenBitDownCounter.vhd" "adder" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitDownCounter.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitComparator sevenBitComparator:exponentComparator " "Elaborating entity \"sevenBitComparator\" for hierarchy \"sevenBitComparator:exponentComparator\"" {  } { { "fpAdder.vhd" "exponentComparator" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator sevenBitComparator:exponentComparator\|oneBitComparator:compare_0 " "Elaborating entity \"oneBitComparator\" for hierarchy \"sevenBitComparator:exponentComparator\|oneBitComparator:compare_0\"" {  } { { "sevenBitComparator.vhd" "compare_0" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srLatch srLatch:exponentSRLatch " "Elaborating entity \"srLatch\" for hierarchy \"srLatch:exponentSRLatch\"" {  } { { "fpAdder.vhd" "exponentSRLatch" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBit2x1Mux sevenBit2x1Mux:exponentSelect " "Elaborating entity \"sevenBit2x1Mux\" for hierarchy \"sevenBit2x1Mux:exponentSelect\"" {  } { { "fpAdder.vhd" "exponentSelect" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitUpCounter sevenBitUpCounter:exponentUpCounter " "Elaborating entity \"sevenBitUpCounter\" for hierarchy \"sevenBitUpCounter:exponentUpCounter\"" {  } { { "fpAdder.vhd" "exponentUpCounter" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105264935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitShiftRegister nineBitShiftRegister:Fx " "Elaborating entity \"nineBitShiftRegister\" for hierarchy \"nineBitShiftRegister:Fx\"" {  } { { "fpAdder.vhd" "Fx" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105265060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitAdder nineBitAdder:mantissaAdder " "Elaborating entity \"nineBitAdder\" for hierarchy \"nineBitAdder:mantissaAdder\"" {  } { { "fpAdder.vhd" "mantissaAdder" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105265201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister nineBitAdder:mantissaAdder\|eightBitRegister:reg " "Elaborating entity \"eightBitRegister\" for hierarchy \"nineBitAdder:mantissaAdder\|eightBitRegister:reg\"" {  } { { "nineBitAdder.vhd" "reg" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/nineBitAdder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708105265294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1708105266324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enasdFF.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/enasdFF.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1708105266386 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1708105266386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Overflow GND " "Pin \"Overflow\" is stuck at GND" {  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708105266495 "|fpAdder|Overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708105266495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708105266620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708105268034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708105268034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708105268439 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708105268439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708105268439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708105268439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105268501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:41:08 2024 " "Processing ended: Fri Feb 16 12:41:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105268501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105268501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105268501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708105268501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708105270060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105270060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:41:09 2024 " "Processing started: Fri Feb 16 12:41:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105270060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708105270060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708105270060 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1708105271294 ""}
{ "Info" "0" "" "Project  = fpAdder" {  } {  } 0 0 "Project  = fpAdder" 0 0 "Fitter" 0 0 1708105271294 ""}
{ "Info" "0" "" "Revision = fpAdder" {  } {  } 0 0 "Revision = fpAdder" 0 0 "Fitter" 0 0 1708105271294 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1708105271544 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "fpAdder EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design fpAdder" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1708105272096 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1708105272096 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1708105272143 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1708105272143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708105272799 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708105272815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708105273284 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708105273284 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708105273284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708105273284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708105273284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708105273284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708105273284 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708105273284 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708105273284 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignOut " "Pin SignOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SignOut } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[0\] " "Pin MantissaOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[0] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[1\] " "Pin MantissaOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[1] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[2\] " "Pin MantissaOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[2] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[3\] " "Pin MantissaOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[3] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[4\] " "Pin MantissaOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[4] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[5\] " "Pin MantissaOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[5] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[6\] " "Pin MantissaOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[6] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaOut\[7\] " "Pin MantissaOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaOut[7] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[0\] " "Pin ExponentOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[0] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[1\] " "Pin ExponentOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[1] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[2\] " "Pin ExponentOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[2] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[3\] " "Pin ExponentOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[3] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[4\] " "Pin ExponentOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[4] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[5\] " "Pin ExponentOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[5] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentOut\[6\] " "Pin ExponentOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentOut[6] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Overflow " "Pin Overflow not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Overflow } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignB " "Pin SignB not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SignB } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SignA " "Pin SignA not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { SignA } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SignA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[6\] " "Pin ExponentA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[6] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[6\] " "Pin ExponentB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[6] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[5\] " "Pin ExponentA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[5] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[5\] " "Pin ExponentB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[5] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[4\] " "Pin ExponentA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[4] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[4\] " "Pin ExponentB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[4] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[3\] " "Pin ExponentA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[3] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[3\] " "Pin ExponentB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[3] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[2\] " "Pin ExponentA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[2] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[2\] " "Pin ExponentB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[2] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[1\] " "Pin ExponentA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[1] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[1\] " "Pin ExponentB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[1] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentA\[0\] " "Pin ExponentA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentA[0] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExponentB\[0\] " "Pin ExponentB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ExponentB[0] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ExponentB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[7\] " "Pin MantissaA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[7] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[7\] " "Pin MantissaB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[7] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[6\] " "Pin MantissaA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[6] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[6\] " "Pin MantissaB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[6] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[5\] " "Pin MantissaA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[5] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[5\] " "Pin MantissaB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[5] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[4\] " "Pin MantissaA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[4] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[4\] " "Pin MantissaB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[4] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[3\] " "Pin MantissaA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[3] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[3\] " "Pin MantissaB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[3] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[2\] " "Pin MantissaA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[2] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[2\] " "Pin MantissaB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[2] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[1\] " "Pin MantissaA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[1] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[1\] " "Pin MantissaB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[1] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaA\[0\] " "Pin MantissaA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaA[0] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MantissaB\[0\] " "Pin MantissaB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { MantissaB[0] } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MantissaB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { GClock } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { GReset } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708105273721 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1708105273721 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1708105274174 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpAdder.sdc " "Synopsys Design Constraints File file not found: 'fpAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708105274174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708105274174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708105274174 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708105274174 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708105274174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node GClock~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708105274206 ""}  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708105274206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GReset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node GReset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1708105274206 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenBitUpCounter:exponentUpCounter\|int_enable " "Destination node sevenBitUpCounter:exponentUpCounter\|int_enable" {  } { { "sevenBitUpCounter.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/sevenBitUpCounter.vhd" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sevenBitUpCounter:exponentUpCounter|int_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1708105274206 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1708105274206 ""}  } { { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708105274206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708105274755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708105274771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1708105274771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708105274771 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 32 17 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 32 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1708105274786 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1708105274786 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708105274786 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708105274786 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1708105274786 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708105274786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708105275021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708105277040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708105277150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708105277165 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708105278553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708105278553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708105279381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X39_Y21 X52_Y30 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30" {  } { { "loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y21 to location X52_Y30"} 39 21 14 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1708105281714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708105281714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708105282651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1708105282651 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708105282651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1708105282666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708105282823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708105283339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708105283479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708105283745 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708105284292 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GClock 2.5 V M10 " "Pin GClock uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { GClock } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1708105284776 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GReset 2.5 V M9 " "Pin GReset uses I/O standard 2.5 V at M9" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { GReset } } } { "fpAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/fpAdder.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1708105284776 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708105284776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/output_files/fpAdder.fit.smsg " "Generated suppressed messages file X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/output_files/fpAdder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708105285057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105286667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:41:26 2024 " "Processing ended: Fri Feb 16 12:41:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105286667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105286667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105286667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708105286667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708105288838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105288838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:41:28 2024 " "Processing started: Fri Feb 16 12:41:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105288838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708105288838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708105288838 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708105290573 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708105290798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105291782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:41:31 2024 " "Processing ended: Fri Feb 16 12:41:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105291782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105291782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105291782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708105291782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708105292454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708105293628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105293628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:41:32 2024 " "Processing started: Fri Feb 16 12:41:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105293628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708105293628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpAdder -c fpAdder " "Command: quartus_sta fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708105293628 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1708105293770 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708105294160 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1708105294208 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1708105294208 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1708105294567 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpAdder.sdc " "Synopsys Design Constraints File file not found: 'fpAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1708105294785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1708105294785 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708105294801 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1708105294801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1708105294958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708105294958 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1708105294958 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1708105295020 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708105295051 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708105295051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.400 " "Worst-case setup slack is -3.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400      -105.561 GClock  " "   -3.400      -105.561 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105295067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 GClock  " "    0.340         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105295082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708105295098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708105295114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.000 GClock  " "   -3.000       -67.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105295129 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708105295270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1708105295332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1708105295707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708105295801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708105295801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.904 " "Worst-case setup slack is -2.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.904       -88.156 GClock  " "   -2.904       -88.156 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296         0.000 GClock  " "    0.296         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105295817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708105295832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708105295848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.000 GClock  " "   -3.000       -67.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105295876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105295876 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708105295971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1708105296290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1708105296290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.473 " "Worst-case setup slack is -1.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473       -32.113 GClock  " "   -1.473       -32.113 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105296305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 GClock  " "    0.177         0.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105296321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708105296337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708105296352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -69.085 GClock  " "   -3.000       -69.085 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1708105296368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1708105296368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708105297259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708105297259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105297430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:41:37 2024 " "Processing ended: Fri Feb 16 12:41:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105297430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105297430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105297430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708105297430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708105299252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708105299268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:41:39 2024 " "Processing started: Fri Feb 16 12:41:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708105299268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708105299268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpAdder -c fpAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708105299268 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_85c_slow.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_85c_slow.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_0c_slow.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_0c_slow.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_min_1200mv_0c_fast.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_min_1200mv_0c_fast.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder.vho X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder.vho in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_85c_vhd_slow.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_85c_vhd_slow.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_6_1200mv_0c_vhd_slow.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_6_1200mv_0c_vhd_slow.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_min_1200mv_0c_vhd_fast.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_min_1200mv_0c_vhd_fast.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpAdder_vhd.sdo X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/ simulation " "Generated file fpAdder_vhd.sdo in folder \"X:/School/Year 5/Computer Systems Design/Labs/Lab 1/fpAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1708105300757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708105300909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:41:40 2024 " "Processing ended: Fri Feb 16 12:41:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708105300909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708105300909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708105300909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708105300909 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708105301627 ""}
