

Info: Logic utilisation before packing:
Info:     Total LUT4s:        38/43848     0%
Info:         logic LUTs:     30/43848     0%
Info:         carry LUTs:      8/43848     0%
Info:           RAM LUTs:      0/ 5481     0%
Info:          RAMW LUTs:      0/10962     0%

Info:      Total DFFs:        41/43848     0%

Info: Packing IOs..
Info: pin 'spi_sck$tr_io' constrained to Bel 'X90/Y17/PIOD'.
Info: pin 'spi_mosi$tr_io' constrained to Bel 'X90/Y20/PIOB'.
Info: pin 'spi_miso$tr_io' constrained to Bel 'X90/Y17/PIOB'.
Info: pin 'spi_cs$tr_io' constrained to Bel 'X90/Y14/PIOD'.
Info: pin 'rst$tr_io' constrained to Bel 'X90/Y29/PIOD'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X90/Y44/PIOB'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X0/Y59/PIOC'.
Info: pin 'clk_in$tr_io' constrained to Bel 'X0/Y68/PIOC'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     9 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk_in$TRELLIS_IO_IN to global network
Info: Checksum: 0x9a474f72

Info: Device utilisation:
Info: 	          TRELLIS_IO:     8/  245     3%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/  108     0%
Info: 	          MULT18X18D:     0/   72     0%
Info: 	              ALU54B:     0/   36     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  160     0%
Info: 	            SIOLOGIC:     0/   85     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   10     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%
Info: 	          TRELLIS_FF:    41/43848     0%
Info: 	        TRELLIS_COMB:    44/43848     0%
Info: 	        TRELLIS_RAMW:     0/ 5481     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 58 cells, random placement wirelen = 4945.
Info:     at initial placer iter 0, wirelen = 378
Info:     at initial placer iter 1, wirelen = 285
Info:     at initial placer iter 2, wirelen = 237
Info:     at initial placer iter 3, wirelen = 222
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ALL: wirelen solved = 221, spread = 307, legal = 351; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 237, spread = 279, legal = 322; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 228, spread = 279, legal = 297; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 235, spread = 258, legal = 294; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 239, spread = 279, legal = 304; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 245, spread = 280, legal = 327; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 259, spread = 297, legal = 315; time = 0.00s
Info: HeAP Placer Time: 0.05s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 12, wirelen = 294
Info:   at iteration #4: temp = 0.000000, timing cost = 11, wirelen = 284 
Info: SA placement time 0.01s

Info: Max frequency for clock '$glbnet$clk_in$TRELLIS_IO_IN': 317.56 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                              -> <async>                             : 1.08 ns
Info: Max delay <async>                              -> posedge $glbnet$clk_in$TRELLIS_IO_IN: 2.04 ns
Info: Max delay posedge $glbnet$clk_in$TRELLIS_IO_IN -> <async>                             : 19.37 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80184,  80304) |** 
Info: [ 80304,  80424) |******** 
Info: [ 80424,  80544) | 
Info: [ 80544,  80664) |* 
Info: [ 80664,  80784) |** 
Info: [ 80784,  80904) |*** 
Info: [ 80904,  81024) |* 
Info: [ 81024,  81144) |*********** 
Info: [ 81144,  81264) |* 
Info: [ 81264,  81384) |** 
Info: [ 81384,  81504) | 
Info: [ 81504,  81624) |***** 
Info: [ 81624,  81744) |***** 
Info: [ 81744,  81864) |* 
Info: [ 81864,  81984) |******* 
Info: [ 81984,  82104) | 
Info: [ 82104,  82224) |******* 
Info: [ 82224,  82344) | 
Info: [ 82344,  82464) |*************** 
Info: [ 82464,  82584) |* 
Info: Checksum: 0xb197bbea
Info: Routing globals...
Info:     routing clock net $glbnet$clk_in$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 192 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        272 |       79        182 |   79   182 |         0|       0.03       0.03|
Info: Routing complete.
Info: Router1 time 0.03s
Info: Checksum: 0x085014bb

Info: Critical path report for clock '$glbnet$clk_in$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source sample_delay_cnt_TRELLIS_FF_Q_2.Q
Info:  0.9  1.4    Net sample_delay_cnt[1] (86,15) -> (87,15)
Info:                Sink sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.A
Info:                Defined in:
Info:                  hdl/top.sv:22.17-22.33
Info:  0.2  1.7  Source sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  1.7    Net sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D0_PFUMX_Z_ALUT (87,15) -> (87,15)
Info:                Sink sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24
Info:  0.2  1.8  Source sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.0  1.8    Net sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D0 (87,15) -> (87,15)
Info:                Sink sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36
Info:  0.2  2.1  Source sample_delay_cnt_TRELLIS_FF_Q_2_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.5  2.5    Net sample_delay_cnt_TRELLIS_FF_Q_2_LSR (87,15) -> (86,15)
Info:                Sink sample_delay_cnt_TRELLIS_FF_Q_2.LSR
Info:  0.4  3.0  Setup sample_delay_cnt_TRELLIS_FF_Q_2.LSR
Info: 1.6 ns logic, 1.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source spi_mosi$tr_io.O
Info:  1.2  1.2    Net spi_mosi$TRELLIS_IO_IN (90,20) -> (90,17)
Info:                Sink spi_miso$tr_io.I
Info:                Defined in:
Info:                  hdl/top.sv:2.43-2.51
Info: 0.0 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_in$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source spi_mosi$tr_io.O
Info:  1.3  1.3    Net spi_mosi$TRELLIS_IO_IN (90,20) -> (87,16)
Info:                Sink mosi_hist_TRELLIS_FF_Q_3.M
Info:                Defined in:
Info:                  hdl/top.sv:2.43-2.51
Info:  0.0  1.3  Setup mosi_hist_TRELLIS_FF_Q_3.M
Info: 0.0 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk_in$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source data_latch_TRELLIS_FF_Q_6.Q
Info:  1.1  1.6    Net data_latch[1] (84,16) -> (83,16)
Info:                Sink led_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_COMB1.B
Info:                Defined in:
Info:                  hdl/top.sv:33.28-33.38
Info:  0.4  2.1  Source led_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_COMB1.FCO
Info:  0.0  2.1    Net led_CCU2C_COUT_S0_CCU2C_S0_COUT[2] (83,16) -> (83,16)
Info:                Sink led_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top.sv:65.22-65.40
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.1  Source led_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB0.FCO
Info:  0.0  2.1    Net led_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_FCI_INT (83,16) -> (83,16)
Info:                Sink led_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB1.FCI
Info:  0.0  2.1  Source led_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB1.FCO
Info:  0.0  2.1    Net led_CCU2C_COUT_S0_CCU2C_S0_COUT[4] (83,16) -> (83,16)
Info:                Sink led_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top.sv:65.22-65.40
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.2  Source led_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCO
Info:  0.0  2.2    Net led_CCU2C_COUT_S0_CCU2C_S0$CCU2_FCI_INT (83,16) -> (83,16)
Info:                Sink led_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCI
Info:  0.0  2.2  Source led_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCO
Info:  0.0  2.2    Net led_CCU2C_COUT_S0_CCU2C_S0_COUT[6] (83,16) -> (84,16)
Info:                Sink led_CCU2C_COUT$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  hdl/top.sv:65.22-65.40
Info:                  /usr/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.3  Source led_CCU2C_COUT$CCU2_COMB0.FCO
Info:  0.0  2.3    Net led_CCU2C_COUT$CCU2_FCI_INT (84,16) -> (84,16)
Info:                Sink led_CCU2C_COUT$CCU2_COMB1.FCI
Info:  0.0  2.3  Source led_CCU2C_COUT$CCU2_COMB1.FCO
Info:  0.0  2.3    Net $nextpnr_CCU2C_1$CIN (84,16) -> (84,16)
Info:                Sink $nextpnr_CCU2C_1$CCU2_COMB0.FCI
Info:  0.4  2.7  Source $nextpnr_CCU2C_1$CCU2_COMB0.F
Info:  7.4 10.1    Net led[0]$TRELLIS_IO_OUT (84,16) -> (0,59)
Info:                Sink led[0]$tr_io.I
Info:                Defined in:
Info:                  hdl/top.sv:4.24-4.27
Info: 1.6 ns logic, 8.5 ns routing

Info: Max frequency for clock '$glbnet$clk_in$TRELLIS_IO_IN': 338.98 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                              -> <async>                             : 1.24 ns
Info: Max delay <async>                              -> posedge $glbnet$clk_in$TRELLIS_IO_IN: 1.33 ns
Info: Max delay posedge $glbnet$clk_in$TRELLIS_IO_IN -> <async>                             : 10.12 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80383,  80484) |** 
Info: [ 80484,  80585) | 
Info: [ 80585,  80686) |******** 
Info: [ 80686,  80787) |* 
Info: [ 80787,  80888) |*** 
Info: [ 80888,  80989) |* 
Info: [ 80989,  81090) |************* 
Info: [ 81090,  81191) | 
Info: [ 81191,  81292) |** 
Info: [ 81292,  81393) |** 
Info: [ 81393,  81494) |*** 
Info: [ 81494,  81595) |*** 
Info: [ 81595,  81696) |* 
Info: [ 81696,  81797) |***** 
Info: [ 81797,  81898) |*** 
Info: [ 81898,  81999) | 
Info: [ 81999,  82100) |**** 
Info: [ 82100,  82201) |***** 
Info: [ 82201,  82302) |* 
Info: [ 82302,  82403) |*************** 

Info: Program finished normally.
