{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630188538066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630188538066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 19:08:57 2021 " "Processing started: Sat Aug 28 19:08:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630188538066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630188538066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Temperature_Monitor -c Temperature_Monitor " "Command: quartus_sta Temperature_Monitor -c Temperature_Monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630188538066 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630188538140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630188538265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630188538265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188538320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188538320 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630188538478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Temperature_Monitor.sdc " "Synopsys Design Constraints File file not found: 'Temperature_Monitor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630188538494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188538494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50Mhz clock_50Mhz " "create_clock -period 1.000 -name clock_50Mhz clock_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630188538497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name segments_controller:inst\|refresh_clock_10kHz:inst\|clock segments_controller:inst\|refresh_clock_10kHz:inst\|clock " "create_clock -period 1.000 -name segments_controller:inst\|refresh_clock_10kHz:inst\|clock segments_controller:inst\|refresh_clock_10kHz:inst\|clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630188538497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd:inst8\|E lcd:inst8\|E " "create_clock -period 1.000 -name lcd:inst8\|E lcd:inst8\|E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630188538497 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " "create_clock -period 1.000 -name lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630188538497 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630188538497 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux1~3  from: datad  to: combout " "Cell: inst\|inst3\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux2~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188538499 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630188538499 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630188538501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630188538502 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630188538503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630188538510 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630188538554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630188538554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.800 " "Worst-case setup slack is -15.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.800            -108.125 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "  -15.800            -108.125 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.390            -585.422 clock_50Mhz  " "   -7.390            -585.422 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.000              -1.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -7.059 lcd:inst8\|E  " "   -0.404              -7.059 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188538558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clock_50Mhz  " "    0.434               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    0.497               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 lcd:inst8\|E  " "    0.500               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "    0.578               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188538565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630188538573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630188538574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.300 " "Worst-case minimum pulse width slack is -3.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.300            -341.540 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -3.300            -341.540 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -205.232 clock_50Mhz  " "   -3.000            -205.232 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 lcd:inst8\|E  " "   -1.487             -71.376 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188538576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188538576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630188538685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630188538708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630188538983 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux1~3  from: datad  to: combout " "Cell: inst\|inst3\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux2~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539065 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630188539065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630188539066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630188539080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630188539080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.142 " "Worst-case setup slack is -15.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.142            -103.619 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "  -15.142            -103.619 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.784            -535.527 clock_50Mhz  " "   -6.784            -535.527 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -0.818 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -0.818              -0.818 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -4.187 lcd:inst8\|E  " "   -0.281              -4.187 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188539084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clock_50Mhz  " "    0.385               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    0.445               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 lcd:inst8\|E  " "    0.469               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "    0.546               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188539091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630188539094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630188539098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.060 " "Worst-case minimum pulse width slack is -3.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.060            -304.022 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -3.060            -304.022 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -205.232 clock_50Mhz  " "   -3.000            -205.232 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 lcd:inst8\|E  " "   -1.487             -71.376 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.487              -2.974 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188539101 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630188539203 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst7\|SEG_D\|Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout " "Cell: inst\|inst3\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux1~3  from: datad  to: combout " "Cell: inst\|inst3\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst3\|Mux2~0  from: datad  to: combout " "Cell: inst\|inst3\|Mux2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630188539326 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630188539326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630188539327 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630188539331 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630188539331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.778 " "Worst-case setup slack is -6.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.778             -46.302 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -6.778             -46.302 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646            -182.152 clock_50Mhz  " "   -2.646            -182.152 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    0.159               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 lcd:inst8\|E  " "    0.392               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188539335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "    0.100               0.000 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock_50Mhz  " "    0.179               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 lcd:inst8\|E  " "    0.193               0.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "    0.208               0.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188539342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630188539347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630188539351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -147.507 clock_50Mhz  " "   -3.000            -147.507 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.129             -97.519 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\]  " "   -1.129             -97.519 lm75:inst7\|I2C_READ:I2C_READ\|data_r\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 lcd:inst8\|E  " "   -1.000             -48.000 lcd:inst8\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock  " "   -1.000              -2.000 segments_controller:inst\|refresh_clock_10kHz:inst\|clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630188539355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630188539355 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630188539841 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630188539842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630188539915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 19:08:59 2021 " "Processing ended: Sat Aug 28 19:08:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630188539915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630188539915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630188539915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630188539915 ""}
