Received: from list by lists.gnu.org with archive (Exim 4.90_1)
	id 1iDVlQ-0002qj-Rf
	for mharc-qemu-riscv@gnu.org; Thu, 26 Sep 2019 11:33:06 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:56104)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <alex.bennee@linaro.org>) id 1iDVlM-0002p5-BU
 for qemu-riscv@nongnu.org; Thu, 26 Sep 2019 11:33:02 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <alex.bennee@linaro.org>) id 1iDVlK-0002Kq-11
 for qemu-riscv@nongnu.org; Thu, 26 Sep 2019 11:32:59 -0400
Received: from mail-wm1-f68.google.com ([209.85.128.68]:40758)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <alex.bennee@linaro.org>)
 id 1iDVlJ-0002Jm-Oi
 for qemu-riscv@nongnu.org; Thu, 26 Sep 2019 11:32:57 -0400
Received: by mail-wm1-f68.google.com with SMTP id b24so3053015wmj.5
 for <qemu-riscv@nongnu.org>; Thu, 26 Sep 2019 08:32:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=references:user-agent:from:to:cc:subject:in-reply-to:date
 :message-id:mime-version:content-transfer-encoding;
 bh=3QAQ1jdEQCflQutRvKO+cVS07L3PA/oq52e0xJNXIuU=;
 b=O6jojtwSle4hIvvehmw/j6WqpivH0r4DqH3MgPDQRoavI4RDFtVO3RcCiXMy+kllsR
 pkzJJ42CtjP//Ll089EUfzPHWWXQtj4mGpzxTEi08c7sJrs7I4+L9uqtdpyCEmZ5Ue1O
 EGDkjJgxVQhnhDmZqgy2vqyiaZFP3LcL1oXaehRH/lhFFwBM2YnHv2IQcuZSlMahgPXl
 1vDWmMm86bcQMz4+2Bf5CdBJ6z06OW+5nnhtTXRD6/oxjnZhvGgrK/y74VLkoQrl+338
 ylXE5o5d0SS4RM1/P6CBYZ4h9+AUM/RL3AEPenaiGwHTSWFhRrbNsOSs4xJ8Lvdyz55c
 2Crg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:references:user-agent:from:to:cc:subject
 :in-reply-to:date:message-id:mime-version:content-transfer-encoding;
 bh=3QAQ1jdEQCflQutRvKO+cVS07L3PA/oq52e0xJNXIuU=;
 b=FqOuMcTbWxatxaMjXgyqbTqiR4xQl1DDkiwYwM8v+JrllVrWPC5CxMRSwcZ9GbbQtV
 PlcnGtJlX7ckvJopRBL1NBmJvWmOthydgcBAdIUmKL0csVmQnD5AgueExfdFQhVB9mvv
 aXO1Mw2FFG0rr70p3XuvjO061cWiLlI6KNOJdu9YxfH30oNXyUDTgksrE1PT5lgtKTjU
 BXaqbRQexzK5183lolCfKb+ZWccdy1hVDKu32BzxHui65b7mGmlcCz4MJbQqglPfQqhT
 bWu0RucF2hC6iHOVtHvHwUmYuuksjdaY4P7G7+TW61WIahYwtUBRM+H/Bx7S4bByDBqc
 H6vQ==
X-Gm-Message-State: APjAAAWFD47Of6tZjkmfNQCjWUrEXdoIRW1Fs0mcNjfRuDbsw3fj7pKC
 7t4HB7zyYRa8Mljwt0DF90lOPw==
X-Google-Smtp-Source: APXvYqwTzUjnKBCmTy9t5p6VOQGz4nr6zBa38TyCXKbhCjHf+OnUE8724dXO0VWXrPCTn8peMnsnSw==
X-Received: by 2002:a1c:4946:: with SMTP id w67mr3534521wma.131.1569511915772; 
 Thu, 26 Sep 2019 08:31:55 -0700 (PDT)
Received: from zen.linaroharston ([51.148.130.216])
 by smtp.gmail.com with ESMTPSA id l10sm4575125wrh.20.2019.09.26.08.31.54
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 26 Sep 2019 08:31:54 -0700 (PDT)
Received: from zen (localhost [127.0.0.1])
 by zen.linaroharston (Postfix) with ESMTP id 400B91FF87;
 Thu, 26 Sep 2019 16:31:54 +0100 (BST)
References: <20190925233013.6449-1-alex.bennee@linaro.org>
 <CAFEAcA9vb5_Mi_axWpu7269Zg0xMLbiiV80ofLeyDpfws3G4nQ@mail.gmail.com>
User-agent: mu4e 1.3.4; emacs 27.0.50
From: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: QEMU Developers <qemu-devel@nongnu.org>, "open list\:RISC-V"
 <qemu-riscv@nongnu.org>, Richard Henderson <richard.henderson@linaro.org>,
 qemu-discuss <qemu-discuss@nongnu.org>, qemu-s390x
 <qemu-s390x@nongnu.org>, qemu-arm <qemu-arm@nongnu.org>,
 qemu-ppc@nongnnu.org
Subject: Re: [RFC PATCH] configure: deprecate 32 bit build hosts
In-reply-to: <CAFEAcA9vb5_Mi_axWpu7269Zg0xMLbiiV80ofLeyDpfws3G4nQ@mail.gmail.com>
Date: Thu, 26 Sep 2019 16:31:54 +0100
Message-ID: <87blv79iqd.fsf@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.85.128.68
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Thu, 26 Sep 2019 15:33:02 -0000


Peter Maydell <peter.maydell@linaro.org> writes:

> On Thu, 26 Sep 2019 at 00:31, Alex Benn=C3=A9e <alex.bennee@linaro.org> w=
rote:
>>
>> The 32 bit hosts are already a second class citizen especially with
>> support for running 64 bit guests under TCG. We are also limited by
>> testing as actual working 32 bit machines are getting quite rare in
>> developers personal menageries. For TCG supporting newer types like
>> Int128 is a lot harder with 32 bit calling conventions compared to
>> their larger bit sized cousins. Fundamentally address space is the
>> most useful thing for the translator to have even for a 32 bit guest a
>> 32 bit host is quite constrained.
>>
>> As far as I'm aware 32 bit KVM users are even less numerous. Even
>> ILP32 doesn't make much sense given the address space QEMU needs to
>> manage.
>
> For KVM we should wait until the kernel chooses to drop support,
> I think.

I can certainly do that - although I'd still like to know who actually
uses 32 bit kvm support these days.

>
>> @@ -745,19 +744,22 @@ case "$cpu" in
>>    ;;
>>    armv*b|armv*l|arm)
>>      cpu=3D"arm"
>> -    supported_cpu=3D"yes"
>>    ;;
>
> I'll leave others to voice opinions about their architectures,
> but I still have 32-bit arm in my test set for builds, and
> I'm pretty sure we have users (raspi users, for a start).

raspi is probably the most common one because of the 32 bit userspace
they use even though they are running on 64 bit chips.

>
>
> thanks
> -- PMM


--
Alex Benn=C3=A9e

