#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26b7900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26b7a90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26a92d0 .functor NOT 1, L_0x27117f0, C4<0>, C4<0>, C4<0>;
L_0x27115d0 .functor XOR 2, L_0x2711470, L_0x2711530, C4<00>, C4<00>;
L_0x27116e0 .functor XOR 2, L_0x27115d0, L_0x2711640, C4<00>, C4<00>;
v0x2709ed0_0 .net *"_ivl_10", 1 0, L_0x2711640;  1 drivers
v0x2709fd0_0 .net *"_ivl_12", 1 0, L_0x27116e0;  1 drivers
v0x270a0b0_0 .net *"_ivl_2", 1 0, L_0x270d290;  1 drivers
v0x270a170_0 .net *"_ivl_4", 1 0, L_0x2711470;  1 drivers
v0x270a250_0 .net *"_ivl_6", 1 0, L_0x2711530;  1 drivers
v0x270a380_0 .net *"_ivl_8", 1 0, L_0x27115d0;  1 drivers
v0x270a460_0 .net "a", 0 0, v0x27051b0_0;  1 drivers
v0x270a500_0 .net "b", 0 0, v0x2705250_0;  1 drivers
v0x270a5a0_0 .net "c", 0 0, v0x27052f0_0;  1 drivers
v0x270a640_0 .var "clk", 0 0;
v0x270a6e0_0 .net "d", 0 0, v0x2705430_0;  1 drivers
v0x270a780_0 .net "out_pos_dut", 0 0, L_0x2711310;  1 drivers
v0x270a820_0 .net "out_pos_ref", 0 0, L_0x270bd50;  1 drivers
v0x270a8c0_0 .net "out_sop_dut", 0 0, L_0x270da60;  1 drivers
v0x270a960_0 .net "out_sop_ref", 0 0, L_0x26df960;  1 drivers
v0x270aa00_0 .var/2u "stats1", 223 0;
v0x270aaa0_0 .var/2u "strobe", 0 0;
v0x270ab40_0 .net "tb_match", 0 0, L_0x27117f0;  1 drivers
v0x270ac10_0 .net "tb_mismatch", 0 0, L_0x26a92d0;  1 drivers
v0x270acb0_0 .net "wavedrom_enable", 0 0, v0x2705700_0;  1 drivers
v0x270ad80_0 .net "wavedrom_title", 511 0, v0x27057a0_0;  1 drivers
L_0x270d290 .concat [ 1 1 0 0], L_0x270bd50, L_0x26df960;
L_0x2711470 .concat [ 1 1 0 0], L_0x270bd50, L_0x26df960;
L_0x2711530 .concat [ 1 1 0 0], L_0x2711310, L_0x270da60;
L_0x2711640 .concat [ 1 1 0 0], L_0x270bd50, L_0x26df960;
L_0x27117f0 .cmp/eeq 2, L_0x270d290, L_0x27116e0;
S_0x26b7c20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26b7a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26a96b0 .functor AND 1, v0x27052f0_0, v0x2705430_0, C4<1>, C4<1>;
L_0x26a9a90 .functor NOT 1, v0x27051b0_0, C4<0>, C4<0>, C4<0>;
L_0x26a9e70 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x26aa0f0 .functor AND 1, L_0x26a9a90, L_0x26a9e70, C4<1>, C4<1>;
L_0x26c2520 .functor AND 1, L_0x26aa0f0, v0x27052f0_0, C4<1>, C4<1>;
L_0x26df960 .functor OR 1, L_0x26a96b0, L_0x26c2520, C4<0>, C4<0>;
L_0x270b1d0 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270b240 .functor OR 1, L_0x270b1d0, v0x2705430_0, C4<0>, C4<0>;
L_0x270b350 .functor AND 1, v0x27052f0_0, L_0x270b240, C4<1>, C4<1>;
L_0x270b410 .functor NOT 1, v0x27051b0_0, C4<0>, C4<0>, C4<0>;
L_0x270b4e0 .functor OR 1, L_0x270b410, v0x2705250_0, C4<0>, C4<0>;
L_0x270b550 .functor AND 1, L_0x270b350, L_0x270b4e0, C4<1>, C4<1>;
L_0x270b6d0 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270b740 .functor OR 1, L_0x270b6d0, v0x2705430_0, C4<0>, C4<0>;
L_0x270b660 .functor AND 1, v0x27052f0_0, L_0x270b740, C4<1>, C4<1>;
L_0x270b8d0 .functor NOT 1, v0x27051b0_0, C4<0>, C4<0>, C4<0>;
L_0x270b9d0 .functor OR 1, L_0x270b8d0, v0x2705430_0, C4<0>, C4<0>;
L_0x270ba90 .functor AND 1, L_0x270b660, L_0x270b9d0, C4<1>, C4<1>;
L_0x270bc40 .functor XNOR 1, L_0x270b550, L_0x270ba90, C4<0>, C4<0>;
v0x26a8c00_0 .net *"_ivl_0", 0 0, L_0x26a96b0;  1 drivers
v0x26a9000_0 .net *"_ivl_12", 0 0, L_0x270b1d0;  1 drivers
v0x26a93e0_0 .net *"_ivl_14", 0 0, L_0x270b240;  1 drivers
v0x26a97c0_0 .net *"_ivl_16", 0 0, L_0x270b350;  1 drivers
v0x26a9ba0_0 .net *"_ivl_18", 0 0, L_0x270b410;  1 drivers
v0x26a9f80_0 .net *"_ivl_2", 0 0, L_0x26a9a90;  1 drivers
v0x26aa200_0 .net *"_ivl_20", 0 0, L_0x270b4e0;  1 drivers
v0x2703720_0 .net *"_ivl_24", 0 0, L_0x270b6d0;  1 drivers
v0x2703800_0 .net *"_ivl_26", 0 0, L_0x270b740;  1 drivers
v0x27038e0_0 .net *"_ivl_28", 0 0, L_0x270b660;  1 drivers
v0x27039c0_0 .net *"_ivl_30", 0 0, L_0x270b8d0;  1 drivers
v0x2703aa0_0 .net *"_ivl_32", 0 0, L_0x270b9d0;  1 drivers
v0x2703b80_0 .net *"_ivl_36", 0 0, L_0x270bc40;  1 drivers
L_0x7f5cdaef1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2703c40_0 .net *"_ivl_38", 0 0, L_0x7f5cdaef1018;  1 drivers
v0x2703d20_0 .net *"_ivl_4", 0 0, L_0x26a9e70;  1 drivers
v0x2703e00_0 .net *"_ivl_6", 0 0, L_0x26aa0f0;  1 drivers
v0x2703ee0_0 .net *"_ivl_8", 0 0, L_0x26c2520;  1 drivers
v0x2703fc0_0 .net "a", 0 0, v0x27051b0_0;  alias, 1 drivers
v0x2704080_0 .net "b", 0 0, v0x2705250_0;  alias, 1 drivers
v0x2704140_0 .net "c", 0 0, v0x27052f0_0;  alias, 1 drivers
v0x2704200_0 .net "d", 0 0, v0x2705430_0;  alias, 1 drivers
v0x27042c0_0 .net "out_pos", 0 0, L_0x270bd50;  alias, 1 drivers
v0x2704380_0 .net "out_sop", 0 0, L_0x26df960;  alias, 1 drivers
v0x2704440_0 .net "pos0", 0 0, L_0x270b550;  1 drivers
v0x2704500_0 .net "pos1", 0 0, L_0x270ba90;  1 drivers
L_0x270bd50 .functor MUXZ 1, L_0x7f5cdaef1018, L_0x270b550, L_0x270bc40, C4<>;
S_0x2704680 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26b7a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27051b0_0 .var "a", 0 0;
v0x2705250_0 .var "b", 0 0;
v0x27052f0_0 .var "c", 0 0;
v0x2705390_0 .net "clk", 0 0, v0x270a640_0;  1 drivers
v0x2705430_0 .var "d", 0 0;
v0x2705520_0 .var/2u "fail", 0 0;
v0x27055c0_0 .var/2u "fail1", 0 0;
v0x2705660_0 .net "tb_match", 0 0, L_0x27117f0;  alias, 1 drivers
v0x2705700_0 .var "wavedrom_enable", 0 0;
v0x27057a0_0 .var "wavedrom_title", 511 0;
E_0x26b6270/0 .event negedge, v0x2705390_0;
E_0x26b6270/1 .event posedge, v0x2705390_0;
E_0x26b6270 .event/or E_0x26b6270/0, E_0x26b6270/1;
S_0x27049b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2704680;
 .timescale -12 -12;
v0x2704bf0_0 .var/2s "i", 31 0;
E_0x26b6110 .event posedge, v0x2705390_0;
S_0x2704cf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2704680;
 .timescale -12 -12;
v0x2704ef0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2704fd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2704680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2705980 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26b7a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x270bf00 .functor OR 1, v0x27051b0_0, v0x2705250_0, C4<0>, C4<0>;
L_0x270c0a0 .functor OR 1, L_0x270bf00, v0x27052f0_0, C4<0>, C4<0>;
L_0x270c290 .functor OR 1, L_0x270c0a0, v0x2705430_0, C4<0>, C4<0>;
L_0x270c460 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270c500 .functor AND 1, v0x27051b0_0, L_0x270c460, C4<1>, C4<1>;
L_0x270c6d0 .functor NOT 1, v0x27052f0_0, C4<0>, C4<0>, C4<0>;
L_0x270c780 .functor AND 1, L_0x270c500, L_0x270c6d0, C4<1>, C4<1>;
L_0x270c890 .functor NOT 1, v0x2705430_0, C4<0>, C4<0>, C4<0>;
L_0x270c950 .functor AND 1, L_0x270c780, L_0x270c890, C4<1>, C4<1>;
L_0x270ca60 .functor NOT 1, L_0x270c950, C4<0>, C4<0>, C4<0>;
L_0x270cb80 .functor AND 1, L_0x270c290, L_0x270ca60, C4<1>, C4<1>;
L_0x270cc40 .functor AND 1, v0x27051b0_0, v0x2705250_0, C4<1>, C4<1>;
L_0x270cd20 .functor NOT 1, v0x27052f0_0, C4<0>, C4<0>, C4<0>;
L_0x270cd90 .functor AND 1, L_0x270cc40, L_0x270cd20, C4<1>, C4<1>;
L_0x270ccb0 .functor NOT 1, v0x2705430_0, C4<0>, C4<0>, C4<0>;
L_0x270cf20 .functor AND 1, L_0x270cd90, L_0x270ccb0, C4<1>, C4<1>;
L_0x270d0c0 .functor NOT 1, L_0x270cf20, C4<0>, C4<0>, C4<0>;
L_0x270d180 .functor AND 1, L_0x270cb80, L_0x270d0c0, C4<1>, C4<1>;
L_0x270d330 .functor NOT 1, v0x27051b0_0, C4<0>, C4<0>, C4<0>;
L_0x270d3a0 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270d4c0 .functor AND 1, L_0x270d330, L_0x270d3a0, C4<1>, C4<1>;
L_0x270d5d0 .functor AND 1, L_0x270d4c0, v0x27052f0_0, C4<1>, C4<1>;
L_0x270d750 .functor NOT 1, v0x2705430_0, C4<0>, C4<0>, C4<0>;
L_0x270d7c0 .functor AND 1, L_0x270d5d0, L_0x270d750, C4<1>, C4<1>;
L_0x270d9a0 .functor NOT 1, L_0x270d7c0, C4<0>, C4<0>, C4<0>;
L_0x270da60 .functor AND 1, L_0x270d180, L_0x270d9a0, C4<1>, C4<1>;
L_0x270dca0 .functor AND 1, v0x27051b0_0, v0x2705250_0, C4<1>, C4<1>;
L_0x270dd10 .functor AND 1, L_0x270dca0, v0x27052f0_0, C4<1>, C4<1>;
L_0x270dec0 .functor AND 1, L_0x270dd10, v0x2705430_0, C4<1>, C4<1>;
L_0x270df80 .functor NOT 1, v0x27051b0_0, C4<0>, C4<0>, C4<0>;
L_0x270e0f0 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270e160 .functor AND 1, L_0x270df80, L_0x270e0f0, C4<1>, C4<1>;
L_0x270e380 .functor NOT 1, v0x27052f0_0, C4<0>, C4<0>, C4<0>;
L_0x270e3f0 .functor AND 1, L_0x270e160, L_0x270e380, C4<1>, C4<1>;
L_0x270e620 .functor AND 1, L_0x270e3f0, v0x2705430_0, C4<1>, C4<1>;
L_0x270e6e0 .functor OR 1, L_0x270dec0, L_0x270e620, C4<0>, C4<0>;
L_0x270e920 .functor NOT 1, v0x27051b0_0, C4<0>, C4<0>, C4<0>;
L_0x270e990 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270e7f0 .functor AND 1, L_0x270e920, L_0x270e990, C4<1>, C4<1>;
L_0x270eb40 .functor AND 1, L_0x270e7f0, v0x27052f0_0, C4<1>, C4<1>;
L_0x270ed50 .functor NOT 1, v0x2705430_0, C4<0>, C4<0>, C4<0>;
L_0x270edc0 .functor AND 1, L_0x270eb40, L_0x270ed50, C4<1>, C4<1>;
L_0x270f030 .functor OR 1, L_0x270e6e0, L_0x270edc0, C4<0>, C4<0>;
L_0x270f140 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270f320 .functor AND 1, v0x27051b0_0, L_0x270f140, C4<1>, C4<1>;
L_0x270f3e0 .functor AND 1, L_0x270f320, v0x27052f0_0, C4<1>, C4<1>;
L_0x270f620 .functor NOT 1, v0x2705430_0, C4<0>, C4<0>, C4<0>;
L_0x270f690 .functor AND 1, L_0x270f3e0, L_0x270f620, C4<1>, C4<1>;
L_0x270f930 .functor OR 1, L_0x270f030, L_0x270f690, C4<0>, C4<0>;
L_0x270fa40 .functor NOT 1, v0x2705250_0, C4<0>, C4<0>, C4<0>;
L_0x270fc50 .functor AND 1, v0x27051b0_0, L_0x270fa40, C4<1>, C4<1>;
L_0x270fd10 .functor NOT 1, v0x27052f0_0, C4<0>, C4<0>, C4<0>;
L_0x2710140 .functor AND 1, L_0x270fc50, L_0x270fd10, C4<1>, C4<1>;
L_0x2710250 .functor AND 1, L_0x2710140, v0x2705430_0, C4<1>, C4<1>;
L_0x27106e0 .functor OR 1, L_0x270f930, L_0x2710250, C4<0>, C4<0>;
L_0x27107f0 .functor AND 1, v0x27051b0_0, v0x2705250_0, C4<1>, C4<1>;
L_0x2710c40 .functor NOT 1, v0x27052f0_0, C4<0>, C4<0>, C4<0>;
L_0x2710cb0 .functor AND 1, L_0x27107f0, L_0x2710c40, C4<1>, C4<1>;
L_0x2710fa0 .functor NOT 1, v0x2705430_0, C4<0>, C4<0>, C4<0>;
L_0x2711010 .functor AND 1, L_0x2710cb0, L_0x2710fa0, C4<1>, C4<1>;
L_0x2711310 .functor OR 1, L_0x27106e0, L_0x2711010, C4<0>, C4<0>;
v0x2705b40_0 .net *"_ivl_0", 0 0, L_0x270bf00;  1 drivers
v0x2705c20_0 .net *"_ivl_10", 0 0, L_0x270c6d0;  1 drivers
v0x2705d00_0 .net *"_ivl_100", 0 0, L_0x270fc50;  1 drivers
v0x2705df0_0 .net *"_ivl_102", 0 0, L_0x270fd10;  1 drivers
v0x2705ed0_0 .net *"_ivl_104", 0 0, L_0x2710140;  1 drivers
v0x2706000_0 .net *"_ivl_106", 0 0, L_0x2710250;  1 drivers
v0x27060e0_0 .net *"_ivl_108", 0 0, L_0x27106e0;  1 drivers
v0x27061c0_0 .net *"_ivl_110", 0 0, L_0x27107f0;  1 drivers
v0x27062a0_0 .net *"_ivl_112", 0 0, L_0x2710c40;  1 drivers
v0x2706410_0 .net *"_ivl_114", 0 0, L_0x2710cb0;  1 drivers
v0x27064f0_0 .net *"_ivl_116", 0 0, L_0x2710fa0;  1 drivers
v0x27065d0_0 .net *"_ivl_118", 0 0, L_0x2711010;  1 drivers
v0x27066b0_0 .net *"_ivl_12", 0 0, L_0x270c780;  1 drivers
v0x2706790_0 .net *"_ivl_14", 0 0, L_0x270c890;  1 drivers
v0x2706870_0 .net *"_ivl_16", 0 0, L_0x270c950;  1 drivers
v0x2706950_0 .net *"_ivl_18", 0 0, L_0x270ca60;  1 drivers
v0x2706a30_0 .net *"_ivl_2", 0 0, L_0x270c0a0;  1 drivers
v0x2706c20_0 .net *"_ivl_20", 0 0, L_0x270cb80;  1 drivers
v0x2706d00_0 .net *"_ivl_22", 0 0, L_0x270cc40;  1 drivers
v0x2706de0_0 .net *"_ivl_24", 0 0, L_0x270cd20;  1 drivers
v0x2706ec0_0 .net *"_ivl_26", 0 0, L_0x270cd90;  1 drivers
v0x2706fa0_0 .net *"_ivl_28", 0 0, L_0x270ccb0;  1 drivers
v0x2707080_0 .net *"_ivl_30", 0 0, L_0x270cf20;  1 drivers
v0x2707160_0 .net *"_ivl_32", 0 0, L_0x270d0c0;  1 drivers
v0x2707240_0 .net *"_ivl_34", 0 0, L_0x270d180;  1 drivers
v0x2707320_0 .net *"_ivl_36", 0 0, L_0x270d330;  1 drivers
v0x2707400_0 .net *"_ivl_38", 0 0, L_0x270d3a0;  1 drivers
v0x27074e0_0 .net *"_ivl_4", 0 0, L_0x270c290;  1 drivers
v0x27075c0_0 .net *"_ivl_40", 0 0, L_0x270d4c0;  1 drivers
v0x27076a0_0 .net *"_ivl_42", 0 0, L_0x270d5d0;  1 drivers
v0x2707780_0 .net *"_ivl_44", 0 0, L_0x270d750;  1 drivers
v0x2707860_0 .net *"_ivl_46", 0 0, L_0x270d7c0;  1 drivers
v0x2707940_0 .net *"_ivl_48", 0 0, L_0x270d9a0;  1 drivers
v0x2707c30_0 .net *"_ivl_52", 0 0, L_0x270dca0;  1 drivers
v0x2707d10_0 .net *"_ivl_54", 0 0, L_0x270dd10;  1 drivers
v0x2707df0_0 .net *"_ivl_56", 0 0, L_0x270dec0;  1 drivers
v0x2707ed0_0 .net *"_ivl_58", 0 0, L_0x270df80;  1 drivers
v0x2707fb0_0 .net *"_ivl_6", 0 0, L_0x270c460;  1 drivers
v0x2708090_0 .net *"_ivl_60", 0 0, L_0x270e0f0;  1 drivers
v0x2708170_0 .net *"_ivl_62", 0 0, L_0x270e160;  1 drivers
v0x2708250_0 .net *"_ivl_64", 0 0, L_0x270e380;  1 drivers
v0x2708330_0 .net *"_ivl_66", 0 0, L_0x270e3f0;  1 drivers
v0x2708410_0 .net *"_ivl_68", 0 0, L_0x270e620;  1 drivers
v0x27084f0_0 .net *"_ivl_70", 0 0, L_0x270e6e0;  1 drivers
v0x27085d0_0 .net *"_ivl_72", 0 0, L_0x270e920;  1 drivers
v0x27086b0_0 .net *"_ivl_74", 0 0, L_0x270e990;  1 drivers
v0x2708790_0 .net *"_ivl_76", 0 0, L_0x270e7f0;  1 drivers
v0x2708870_0 .net *"_ivl_78", 0 0, L_0x270eb40;  1 drivers
v0x2708950_0 .net *"_ivl_8", 0 0, L_0x270c500;  1 drivers
v0x2708a30_0 .net *"_ivl_80", 0 0, L_0x270ed50;  1 drivers
v0x2708b10_0 .net *"_ivl_82", 0 0, L_0x270edc0;  1 drivers
v0x2708bf0_0 .net *"_ivl_84", 0 0, L_0x270f030;  1 drivers
v0x2708cd0_0 .net *"_ivl_86", 0 0, L_0x270f140;  1 drivers
v0x2708db0_0 .net *"_ivl_88", 0 0, L_0x270f320;  1 drivers
v0x2708e90_0 .net *"_ivl_90", 0 0, L_0x270f3e0;  1 drivers
v0x2708f70_0 .net *"_ivl_92", 0 0, L_0x270f620;  1 drivers
v0x2709050_0 .net *"_ivl_94", 0 0, L_0x270f690;  1 drivers
v0x2709130_0 .net *"_ivl_96", 0 0, L_0x270f930;  1 drivers
v0x2709210_0 .net *"_ivl_98", 0 0, L_0x270fa40;  1 drivers
v0x27092f0_0 .net "a", 0 0, v0x27051b0_0;  alias, 1 drivers
v0x2709390_0 .net "b", 0 0, v0x2705250_0;  alias, 1 drivers
v0x2709480_0 .net "c", 0 0, v0x27052f0_0;  alias, 1 drivers
v0x2709570_0 .net "d", 0 0, v0x2705430_0;  alias, 1 drivers
v0x2709660_0 .net "out_pos", 0 0, L_0x2711310;  alias, 1 drivers
v0x2709720_0 .net "out_sop", 0 0, L_0x270da60;  alias, 1 drivers
S_0x2709cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26b7a90;
 .timescale -12 -12;
E_0x269e9f0 .event anyedge, v0x270aaa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x270aaa0_0;
    %nor/r;
    %assign/vec4 v0x270aaa0_0, 0;
    %wait E_0x269e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2704680;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2705520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27055c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2704680;
T_4 ;
    %wait E_0x26b6270;
    %load/vec4 v0x2705660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2705520_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2704680;
T_5 ;
    %wait E_0x26b6110;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %wait E_0x26b6110;
    %load/vec4 v0x2705520_0;
    %store/vec4 v0x27055c0_0, 0, 1;
    %fork t_1, S_0x27049b0;
    %jmp t_0;
    .scope S_0x27049b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2704bf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2704bf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26b6110;
    %load/vec4 v0x2704bf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2704bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2704bf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2704680;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b6270;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2705430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27052f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2705250_0, 0;
    %assign/vec4 v0x27051b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2705520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27055c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26b7a90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270aaa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26b7a90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x270a640_0;
    %inv;
    %store/vec4 v0x270a640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26b7a90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2705390_0, v0x270ac10_0, v0x270a460_0, v0x270a500_0, v0x270a5a0_0, v0x270a6e0_0, v0x270a960_0, v0x270a8c0_0, v0x270a820_0, v0x270a780_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26b7a90;
T_9 ;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26b7a90;
T_10 ;
    %wait E_0x26b6270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270aa00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
    %load/vec4 v0x270ab40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x270aa00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x270a960_0;
    %load/vec4 v0x270a960_0;
    %load/vec4 v0x270a8c0_0;
    %xor;
    %load/vec4 v0x270a960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x270a820_0;
    %load/vec4 v0x270a820_0;
    %load/vec4 v0x270a780_0;
    %xor;
    %load/vec4 v0x270a820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x270aa00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x270aa00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response39/top_module.sv";
