// Seed: 3088880803
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  reg id_2;
  reg id_3;
  type_10(
      1, id_2
  ); type_11(
      1, 1
  );
  always #1
    if (id_1) begin
      #1;
      id_3 <= id_2;
      id_1 = #1 1;
    end
  logic id_4;
  type_13(
      SystemTFIdentifier(1), 1
  );
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
