package core

import chisel3._
import chisel3.util._

object FPGAInstructions {

   val all = VecInit(
        "b00000000000000000000000000010011".U,
        "b00000000010100000000001000010011".U,
        "b00000000010100000000011010010011".U,
        "b00000001000000000000000010010011".U,
        "b00000000000000001000001000110011".U,
        "b00000001011000100000001010010011".U,
        "b00000000010100100000010000110011".U,
        "b00000000010000001000001100110011".U,
        "b00000000011001000010001100100011".U,
        "b00000000011001000010010110000011".U,
        "b00000000011001000010010010000011".U,
        "b00000000000001011000010100110011".U,
        "b00000000101001001000011000110011".U,
        "b00000000110001101000001110110011".U,
        "b00000000011101010010100000100011".U,
        "b00000000000000000000000000010011".U,
        "b00000000000000000000000000010011".U,
        "b00000000000000000000000000010011".U,
    )
}
