Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 26 17:08:37 2020
| Host         : JAMES-LENOVO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
| Design       : top_level_wrapper
| Device       : xczu29dr
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1531 |
|    Minimum number of control sets                        |  1207 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   324 |
| Unused register locations in slices containing registers |  1928 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1531 |
| >= 0 to < 4        |   360 |
| >= 4 to < 6        |   232 |
| >= 6 to < 8        |    91 |
| >= 8 to < 10       |   118 |
| >= 10 to < 12      |    87 |
| >= 12 to < 14      |    80 |
| >= 14 to < 16      |    44 |
| >= 16              |   519 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           21658 |         5109 |
| No           | No                    | Yes                    |             411 |          181 |
| No           | Yes                   | No                     |            4286 |         1302 |
| Yes          | No                    | No                     |            4633 |         1059 |
| Yes          | No                    | Yes                    |            7097 |         2196 |
| Yes          | Yes                   | No                     |            7071 |         1762 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                             |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_sel/E_BUFG[0]                        |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_sel/s_axis_tready_reg_i_2_n_0        |                                                                                                                                                                                                                                                                                        | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_sel/s_axis_tready_reg_i_3_n_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc33/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_43                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc01/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[15]_i_1__3_n_0                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[23]_i_1__0_n_0                                                                                                                  |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/p_0_out                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_ctrl_inst/sr_cycles/E[0]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_ctrl_inst/sr_shift/data_out[31]_i_1__0_n_0                                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_40                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc13/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1__2_n_0                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[23]_i_1_n_0                                                                                                                     |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_3_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                                                         |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[6]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[17]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[14]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[11]                                                                                                                                                                    | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[9]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_clr                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                         | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                                          | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[8]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[10]                                                                                                                                                                    | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[6]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                                  |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/fg_cal_en_i_1__0_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                             |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_i_1__0_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_i_1__1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                 |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                          |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                 | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/fg_cal_en_i_1__1_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/fg_cal_en_i_1__6_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpen_por_i_i_1__6_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                   | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1__2_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[13]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1__2_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_i_1__3_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                              | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                      | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpen_por_i_i_1__5_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                   | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/fg_cal_en_i_1__5_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[13]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[17]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/sync_fifo/E[0]                                                                                                                                                  | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[17]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]                                                                                                                                                                  |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[16]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[15]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[16]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[15]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[14]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[2]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[3]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[4]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[14]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[6]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[17]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[1]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[11]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[16]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[16]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[15]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[13]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1__3_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[11]                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[8]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[15]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[9]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[6]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                         | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                       | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                       | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                               | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                       | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                               | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[5]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[10]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpen_por_i_i_1__4_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[8]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[10]                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[14]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[6]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[9]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/fg_cal_en_i_1__4_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                         | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc2[2]_i_1_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc3[2]_i_1_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1[2]_i_1_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/E[0]                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[20]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_2_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc2[2]_i_1_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc3[2]_i_1_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/pll_state_machine.drpaddr_status[10]_i_1__5_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc1[2]_i_1_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc3[2]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/pll_state_machine.drpaddr_status[10]_i_1__0_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc1[2]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[15]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[10]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[15]                                                                                                                                                                    | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[20]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc2[2]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc3[3]_i_1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/pll_state_machine.drpaddr_status[10]_i_1__4_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                2 |              3 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/E[0]                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc1[3]_i_1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc2[3]_i_1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                 |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[15]                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                          | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_ctrl_inst/sr_cycles/gpio_ctrl_reg[6][0]                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                          | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                              |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[20]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                           |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.drpaddr_status[10]_i_1__3_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/mts_sysref_count_start[1]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.drpaddr_status[10]_i_1__2_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[20]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                2 |              3 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/E[0]                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_r_reg_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpaddr_status[10]_i_1__6_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/mts_sysref_count_start[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/pll_state_machine.drpaddr_status[10]_i_1__1_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              3 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status_sm_state                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                        |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__37_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/user_drp_drdy_i_1_n_0                                                                                                                           |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/user_drp_drdy_i_1__0_n_0                                                                                                                        |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/user_drp_drdy_i_1__1_n_0                                                                                                                        |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__11_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                               |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                            |                3 |              4 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/mt_mrk_rst_ff_reg_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                         |                1 |              4 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_40                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cal_enables[3]_i_1__5_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cal_enables[3]_i_1__4_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep__0[0]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1__3_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1__2_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cal_enables[3]_i_1__1_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_enables[3]_i_1__0_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_rep_3[0]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[0]                                                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[0]                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                              | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_bg_cal_off[3]_i_1_n_0                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_bg_cal_off[3]_i_1_n_0                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_bg_cal_off[3]_i_1_n_0                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2[4]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1[4]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3[4]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc0[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc1[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc3[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc2[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_bg_cal_off[3]_i_1_n_0                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep__0_1[0]                                                                                                                                                              | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep__0_0[0]                                                                                                                                                              | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cal_enables[3]_i_1__6_n_0                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[0]                                                                                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[10]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[8]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[11]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[9]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[0]                                                                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc13/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                       | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__6_n_0                                                                                                                        |                4 |              5 |         1.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc01/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/sync_fifo/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/p_0_in_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[7]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |                5 |              5 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                4 |              5 |         1.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[3]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac3_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac2_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__2_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__5_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__4_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                             | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                5 |              5 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc1[3]_i_1_n_0                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |              5 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc3[3]_i_1_n_0                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                |                5 |              5 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc2[3]_i_1_n_0                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[7]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[7]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[7]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                4 |              5 |         1.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                4 |              5 |         1.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                               |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                1 |              5 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/rd_ptr_reg[4]_i_1__9_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[2]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/sync_fifo/rd_ptr_reg[4]_i_1__7_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc33/mrk_cntr_done_ff_i_1_n_0                                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              5 |         1.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |              6 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | top_level_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                           |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                                           |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | top_level_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/clock_en_count[5]_i_1__4_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__2_n_0                                                                                                                        |                5 |              6 |         1.20 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                           |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__3_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rst_ps8_0_100M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | top_level_i/rst_ps8_0_100M1/U0/SEQ/seq_clr                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                6 |              6 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1__0_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[21]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[22]_i_1_n_0                                                                                                                     |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1__1_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/clock_en_count[5]_i_1__5_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count[5]_i_1__6_n_0                                                                                                                        |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                6 |              6 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__2_n_0                                                                                                                        |                2 |              6 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/word_cnt_reg[1][0]                                                                                                                                                         | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr[6]_i_1__0_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                5 |              7 |         1.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr[6]_i_1__6_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                5 |              7 |         1.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                              |                2 |              7 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                          | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                           |                2 |              7 |         3.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                           |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/mem_addr[6]_i_1__4_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                5 |              7 |         1.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_reg[6]_0[0]                                                                                                                                |                7 |              7 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                     | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]_i_1_n_0                                                                                                                                         | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                5 |              7 |         1.40 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                   |                7 |              7 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr_reg[6]_0[0]                                                                                                                                |                5 |              7 |         1.40 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                   |                6 |              7 |         1.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                          | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]_0[0]                                                                                                                                |                4 |              7 |         1.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                            |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/mem_addr[6]_i_1__5_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                6 |              7 |         1.17 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[6]_i_1__2_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]_0[0]                                                                                                                                |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[6]_i_1__3_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_43                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                     | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[6]_i_1__1_n_0                                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                4 |              7 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                1 |              8 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                    | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/mem_addr_reg[6]_0[0]                                                                                                                                |                8 |              8 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/adc1_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r[3]_i_2_n_0                                                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r0                                                                                                                                      |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/adc2_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                3 |              8 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                  | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/adc3_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                     | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                8 |              8 |         1.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr_reg[6]_0[0]                                                                                                                                |                6 |              8 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[0]                                                                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr_reg[6]_0[0]                                                                                                                                |                5 |              8 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count[7]_i_1__3_n_0                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_adc1_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_adc1_reset_count/count[7]_i_1__4_n_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count[7]_i_1__5_n_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_adc3_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_adc3_reset_count/count[7]_i_1__6_n_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/mem_addr_reg[6]_0[0]                                                                                                                                |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r                                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r0                                                                                                                                      |                1 |              8 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                1 |              8 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                3 |              8 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/dac2_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                1 |              8 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r[3]_i_2__0_n_0                                                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r0                                                                                                                                      |                1 |              8 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                              |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_count_ff[7]_i_1_n_0                                                                                                                                                                                             | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_count_ff[7]_i_1_n_0                                                                                                                                                                                             | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_dac3_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_dac3_reset_count/count[7]_i_1__2_n_0                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_dac2_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_dac2_reset_count/count[7]_i_1__1_n_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___9_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count[7]_i_1__0_n_0                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___8_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/dac3_restart_reg_n_0                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r[3]_i_2__1_n_0                                                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r0                                                                                                                                      |                1 |              8 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                  | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                         | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                              |                4 |              8 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                             |                3 |              8 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                               | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                6 |              9 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                   |                3 |              9 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                6 |              9 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                       |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[9]_i_1__1_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                4 |              9 |         2.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                    |                7 |              9 |         1.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                   |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/const_operation[9]_i_1__0_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                6 |              9 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                     | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                |                2 |              9 |         4.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1__2_n_0                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1__0_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[4]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |              9 |         1.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                           |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg[0]                             | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                    |                4 |              9 |         2.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                4 |              9 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/const_operation[9]_i_1__2_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                3 |              9 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                      |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                 |                3 |             10 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                 |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpaddr_por[10]_i_1__4_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[2][0]                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                6 |             10 |         1.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[15]_i_1__3_n_0                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[20]_i_1__0_n_0                                                                                                                  |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                      |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1__3_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                3 |             10 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                      |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0_n_0                                                                                                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                 |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                7 |             10 |         1.43 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__2_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpaddr_por[10]_i_1__5_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                3 |             10 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0_n_0                                                                                                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0_n_0                                                                                                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                3 |             10 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                      |                4 |             10 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                3 |             10 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpaddr_por[10]_i_1__0_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                           |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpaddr_por[10]_i_1__1_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0_n_0                                                                                                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                         |                2 |             10 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | top_level_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpaddr_por[10]_i_1__6_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                              |                4 |             10 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                              |                5 |             10 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                3 |             10 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                      |                4 |             10 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[4]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[3]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[2]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             11 |         1.38 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[4]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[2]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[5]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             11 |         1.38 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             11 |         1.38 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[3]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             11 |         1.22 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                           |                6 |             11 |         1.83 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                9 |             11 |         1.22 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                4 |             11 |         2.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[10]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                4 |             11 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             11 |         1.38 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[5]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             11 |         1.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1__0_n_0                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[21]_i_1__0_n_0                                                                                                                  |                6 |             11 |         1.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2[10]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                4 |             11 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc3[10]_i_1_n_0                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |                5 |             11 |         2.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[15]_i_1__5_n_0                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[22]_i_1__1_n_0                                                                                                                  |                4 |             11 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                7 |             11 |         1.57 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[15]_i_1__5_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                1 |             12 |        12.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                2 |             12 |         6.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                3 |             12 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                4 |             12 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                7 |             12 |         1.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                            | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                               |                4 |             12 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[15]_i_1__3_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___16_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             13 |         2.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             13 |         1.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[2]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             13 |         1.44 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                7 |             13 |         1.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_storage_fifo/sync_fifo/rd_ptr_reg[12]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_storage_fifo/sync_fifo/p_0_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[3]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             13 |         1.30 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[4]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             13 |         1.44 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/E[0]                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                    | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[5]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             13 |         1.08 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[2]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             13 |         1.30 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                                                         |               10 |             13 |         1.30 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/waveform_fifo/sync_fifo/rd_ptr_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[4]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             13 |         1.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                      |               10 |             13 |         1.30 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___15_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[3]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             13 |         1.30 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[5]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             13 |         1.18 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[1]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             14 |         1.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                      |               11 |             14 |         1.27 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                1 |             14 |        14.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                1 |             14 |        14.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[1]                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             14 |         2.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[1]                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                9 |             14 |         1.56 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                   |                9 |             14 |         1.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |                7 |             14 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                8 |             14 |         1.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |               12 |             14 |         1.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                   |                8 |             14 |         1.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                   |               10 |             14 |         1.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             14 |         7.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             14 |         2.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                    | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                          | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                2 |             14 |         7.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                      |               10 |             15 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             15 |         1.88 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             15 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/sysref_freq_ff[14]_i_1_n_0                                                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                       | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                                                     |                5 |             15 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[1]                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             15 |         3.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             15 |         2.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/sysref_freq_ff[14]_i_1_n_0                                                                                                                                                                                             | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[15]_i_1__1_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_i[15]_i_1__0_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                9 |             16 |         1.78 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_i[15]_i_1__6_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |               10 |             16 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc33/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[15]_i_1__0_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/rdata[15]_i_1__5_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc21/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                               |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[15]_i_1__6_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc20/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_i[15]_i_1__1_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |               10 |             16 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc13/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1__2_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1__2_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_i[15]_i_1__3_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |               11 |             16 |         1.45 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc11/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc03/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc01/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1__3_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |               10 |             16 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc22/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_i[15]_i_1__4_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[12]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               13 |             16 |         1.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata[15]_i_1__4_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                6 |             16 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpdi_por_i[15]_i_1__5_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |               10 |             16 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[12]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[7]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                              |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[12]                                                                                                                                                                    | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[12]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                 | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[12]                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                3 |             16 |         5.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                            | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                   |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[12]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                 | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/chan_sel/channel_sr/data_out[15]_i_1_n_0                                                                                                                                                                                    | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                              |                7 |             16 |         2.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |               12 |             16 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                              |                6 |             16 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_start_stage_reg[2][0]                                                                                                                          |                5 |             16 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/SR[0]                                                                                                                                               |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                4 |             16 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc23/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc31/mrk_cntr_ff[15]_i_1_n_0                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[21]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             17 |         2.43 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                6 |             17 |         2.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                |                2 |             17 |         8.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                   |                8 |             18 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                4 |             18 |         4.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             18 |         3.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                4 |             18 |         4.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |               12 |             18 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                2 |             18 |         9.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                8 |             19 |         2.38 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                    | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |             19 |         6.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                    |               12 |             19 |         1.58 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                |                2 |             19 |         9.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |             20 |        10.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |               10 |             21 |         2.10 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                   |               14 |             21 |         1.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                5 |             21 |         4.20 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |               11 |             21 |         1.91 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                9 |             21 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                2 |             21 |        10.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                7 |             21 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |               11 |             22 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |               13 |             22 |         1.69 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |               11 |             22 |         2.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_41                                                                                                                                                                                                                   |               12 |             22 |         1.83 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[18]_i_1__6_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |                9 |             23 |         2.56 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |               13 |             23 |         1.77 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |               12 |             23 |         1.92 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_onehot_tc_sm_state_reg[6]                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                              |                2 |             23 |        11.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                7 |             23 |         3.29 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                   |               15 |             23 |         1.53 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |               11 |             23 |         2.09 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[16]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |               10 |             23 |         2.30 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                |               11 |             23 |         2.09 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__2_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_timer_count[0]_i_1__2_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__3_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                3 |             24 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                    |               15 |             24 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                3 |             24 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_timer_count[0]_i_1_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_count[0]_i_1__4_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                      |                4 |             24 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/status_timer_count[0]_i_1__4_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                2 |             24 |        12.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status_timer_count[0]_i_1__3_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[0]_i_1__5_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/status_timer_count[0]_i_1__5_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |                3 |             24 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/word_cnt_reg[1][0]                                                                                                                                                         | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status_timer_count[0]_i_1__1_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                3 |             24 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_count[0]_i_1__6_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status_timer_count[0]_i_1__6_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |                3 |             24 |         8.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/status_timer_count[0]_i_1__0_n_0                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |                3 |             24 |         8.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               14 |             25 |         1.79 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |               14 |             25 |         1.79 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |               12 |             25 |         2.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_drpaddr[10]_i_1_n_0                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |               13 |             25 |         1.92 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                    |               14 |             25 |         1.79 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               12 |             25 |         2.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               14 |             25 |         1.79 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpaddr[10]_i_1_n_0                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |               12 |             25 |         2.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             25 |         5.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               13 |             25 |         1.92 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpaddr[10]_i_1_n_0                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/SR[0]                                                                                                                                           |               11 |             25 |         2.27 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               12 |             25 |         2.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |               14 |             25 |         1.79 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                               |               13 |             25 |         1.92 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             25 |         2.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |             25 |         2.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                   |               12 |             26 |         2.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |                8 |             27 |         3.38 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                8 |             28 |         3.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                |                3 |             28 |         9.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                8 |             28 |         3.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                    |               13 |             28 |         2.15 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                   |               13 |             28 |         2.15 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                    |               18 |             28 |         1.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                    |                6 |             28 |         4.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/E[0]                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |               11 |             28 |         2.55 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                2 |             28 |        14.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                |                3 |             29 |         9.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |               12 |             29 |         2.42 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |               11 |             29 |         2.64 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                |                7 |             29 |         4.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                    |               13 |             29 |         2.23 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                   |               18 |             29 |         1.61 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             30 |         3.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |               16 |             30 |         1.88 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             30 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |             30 |         7.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_ctrl_inst/sr_shift/data_out[31]_i_1__0_n_0                                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                   |               22 |             31 |         1.41 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                   |               13 |             31 |         2.38 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_ctrl_inst/sr_cycles/E[0]                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_43                                                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                   |               10 |             31 |         3.10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[9]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[13]                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               12 |             32 |         2.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[18]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               24 |             32 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                         | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                |               12 |             32 |         2.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[13]                                                                                                                                                                    | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[19]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[18]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[0][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_0[14]                                                                                                                                                                    | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               29 |             32 |         1.10 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               26 |             32 |         1.23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[18]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                              |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/adc_ctrl_inst/sr_cycles/data_out[31]_i_1_n_0                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_43                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep[14]                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[14]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[19]                                                                                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                         | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                |                9 |             32 |         3.56 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[8]                                                                                                                                                                                   | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_gpio_async_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___4_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___5_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_rep_0[13]                                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               10 |             32 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8[19]                                                                                                                                                | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[19]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               10 |             32 |         3.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___6_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               27 |             32 |         1.19 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               26 |             32 |         1.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[18]                                                                                                                                                                                  | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               24 |             32 |         1.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |               13 |             33 |         2.54 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                   |               16 |             33 |         2.06 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_42                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/dac_ctrl_inst/cycle_count_reg/FSM_sequential_state_reg[1][0]                                                                                                                                   | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                             | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                           |               10 |             33 |         3.30 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                              | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               12 |             33 |         2.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               12 |             33 |         2.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_sel/E_BUFG[0]                        |                                                                                                                                                                                                                                                                                        | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_sel/AR[0]                                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___11_n_0                                                                                                                                                                                     | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |               16 |             34 |         2.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               21 |             34 |         1.62 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                   |               19 |             34 |         1.79 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               25 |             34 |         1.36 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                   |               23 |             34 |         1.48 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                   |               15 |             34 |         2.27 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/sync_fifo/state_reg[1][0]                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                   |               21 |             34 |         1.62 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               16 |             35 |         2.19 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                    |               19 |             35 |         1.84 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               15 |             35 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               15 |             35 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                            | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |               12 |             35 |         2.92 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               13 |             35 |         2.69 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             36 |         3.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                |               11 |             36 |         3.27 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             36 |         4.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                |               13 |             36 |         2.77 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                    |               19 |             36 |         1.89 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |               16 |             36 |         2.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               14 |             37 |         2.64 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               13 |             37 |         2.85 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               16 |             37 |         2.31 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               14 |             37 |         2.64 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                    |               20 |             37 |         1.85 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               12 |             37 |         3.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               17 |             37 |         2.18 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                   |               16 |             38 |         2.38 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                    |               22 |             38 |         1.73 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                    |               19 |             39 |         2.05 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             39 |         3.55 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                   |               35 |             39 |         1.11 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               10 |             39 |         3.90 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               12 |             39 |         3.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |             39 |         3.25 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             39 |        13.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | top_level_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |               16 |             40 |         2.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[5].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                   |               21 |             40 |         1.90 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             40 |        13.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             40 |         3.64 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               12 |             40 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               12 |             40 |         3.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               12 |             40 |         3.33 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |               19 |             41 |         2.16 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               19 |             41 |         2.16 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               19 |             41 |         2.16 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               12 |             41 |         3.42 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                   |               19 |             41 |         2.16 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                    |               23 |             42 |         1.83 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                    |               18 |             42 |         2.33 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                                                              |               20 |             42 |         2.10 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_9_in                                                                                                                                              |               17 |             42 |         2.47 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                    |               21 |             42 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                5 |             42 |         8.40 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/word_cnt_reg[1][0]                                                                                                                                                         | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                   |               15 |             42 |         2.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_10_in                                                                                                                                             |               20 |             42 |         2.10 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                    |               20 |             43 |         2.15 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                    |               24 |             43 |         1.79 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                5 |             43 |         8.60 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                      |               16 |             43 |         2.69 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[3].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                   |               22 |             43 |         1.95 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                                                        |               21 |             44 |         2.10 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                |               12 |             44 |         3.67 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                |               11 |             44 |         4.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             46 |         4.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                |               10 |             46 |         4.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                           |               10 |             47 |         4.70 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                           | top_level_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                           |               12 |             47 |         3.92 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axis_data_ps_to_pl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             48 |         3.20 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_pl_to_ps_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                  | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                8 |             48 |         6.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |               17 |             48 |         2.82 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               13 |             49 |         3.77 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               13 |             49 |         3.77 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               11 |             49 |         4.45 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                    |               25 |             49 |         1.96 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             49 |         4.90 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                   |               20 |             51 |         2.55 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                           |               14 |             51 |         3.64 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                4 |             51 |        12.75 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                    |               25 |             51 |         2.04 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                    |               25 |             51 |         2.04 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                    |               26 |             52 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                |               20 |             52 |         2.60 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                |               15 |             52 |         3.47 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                      |               26 |             52 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               15 |             52 |         3.47 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               22 |             52 |         2.36 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                7 |             53 |         7.57 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                    |               26 |             53 |         2.04 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               13 |             54 |         4.15 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               14 |             54 |         3.86 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                    |               26 |             54 |         2.08 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             54 |         4.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               13 |             54 |         4.15 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/SR[0]                                                                                                                                               |               31 |             56 |         1.81 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[1].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                    |               30 |             57 |         1.90 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             57 |         5.70 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               29 |             58 |         2.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                                                              |               30 |             59 |         1.97 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |             59 |        11.80 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/SR[0]                                                                                                                                               |               30 |             59 |         1.97 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/SR[0]                                                                                                                                               |               31 |             59 |         1.90 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                   |               29 |             60 |         2.07 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                    |               35 |             60 |         1.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                    |               35 |             62 |         1.77 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               29 |             65 |         2.24 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[6].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                   |               27 |             65 |         2.41 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                    |               32 |             67 |         2.09 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                |               25 |             69 |         2.76 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                |               31 |             69 |         2.23 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               10 |             70 |         7.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/E[0]                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                   |               29 |             70 |         2.41 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_sel/m_axis_tvalid_pipe_reg_reg[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               10 |             73 |         7.30 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |               48 |             74 |         1.54 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[4].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                    |               38 |             75 |         1.97 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                7 |             75 |        10.71 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                    |               40 |             76 |         1.90 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                    |               37 |             76 |         2.05 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                              |               20 |             78 |         3.90 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/word_cnt_reg[1][0]                                                                                                                                                         | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                   |               25 |             81 |         3.24 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                    |               15 |             83 |         5.53 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                    |               38 |             83 |         2.18 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |             89 |        11.12 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               29 |             91 |         3.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                    |               44 |             91 |         2.07 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               31 |             91 |         2.94 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                   |               42 |             92 |         2.19 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[7].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                   |               45 |             93 |         2.07 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             96 |        16.00 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |               32 |            100 |         3.12 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/word_cnt_reg[1][0]                                                                                                                                                         | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                   |               40 |            103 |         2.58 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               22 |            103 |         4.68 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_ps/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               29 |            103 |         3.55 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___7_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                   |               52 |            106 |         2.04 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[2].real_channel_ctrl/i___3_n_0                                                                                                                                                                                      | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                   |               51 |            110 |         2.16 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/axis_ps_pl_crossing/ps_to_pl_sync_fifo/sync_fifo/E[0]                                                                                                                                                                       | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                   |               35 |            110 |         3.14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/rfsoc_pl_ctrl_verilo_0/inst/rfsoc_pl_ctrl_inst/genblk1[0].adc_driver_inst/axis_pl_to_ps_inst/pl_to_ps_fifo/sync_fifo/gpio_ctrl_reg[13]_0[0]                                                                                                                                | top_level_i/rst_ps8_0_100M1/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                   |               36 |            128 |         3.56 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               12 |            130 |        10.83 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               29 |            131 |         4.52 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               30 |            131 |         4.37 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               10 |            132 |        13.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | top_level_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |               15 |            141 |         9.40 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               33 |            145 |         4.39 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               32 |            145 |         4.53 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                   |               24 |            148 |         6.17 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        | top_level_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |              120 |            264 |         2.20 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               26 |            273 |        10.50 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               27 |            273 |        10.11 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               28 |            273 |         9.75 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               27 |            273 |        10.11 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               27 |            273 |        10.11 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               29 |            273 |         9.41 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               26 |            273 |        10.50 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        | top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                              |              315 |           1883 |         5.98 |
|  top_level_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |             1686 |           6029 |         3.58 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |             3693 |          19742 |         5.35 |
+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


