<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AXI4Stream XUS VirtualTDL: /home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4stream_xus_virtualtdl/hdl/AXI4Stream_XUS_VirtualTDL.vhd File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AXI4Stream XUS VirtualTDL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b95d22fb74c8ef837e5dec850a739e17.html">hdl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Entities</a>  </div>
  <div class="headertitle">
<div class="title">AXI4Stream_XUS_VirtualTDL.vhd File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the wrapper of <a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a> for usage in block design and IP-Core.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html">AXI4Stream_XUS_VirtualTDL</a> &#160;</td><td class="memItemRight" valign="bottom">entity</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The entity of this module can be described by the following images:  <a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module instantiates the <em><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a></em>, set to '0' the MSBs of the output data (<em>m00_axis_undeco_tdata(m00_axis_undeco_tdata'LENGTH-1 downto NUMBER_OF_TDL*BIT_SMP_TDL)</em>) and rename the input and output interfaces with AXI4-Stream, input as slave and output as master.  <a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the wrapper of <a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a> for usage in block design and IP-Core. </p>
<div class="image">
<img src="TappedDelayLine_IP-Core.png" alt=""/>
<div class="caption">
[IP-Core image]</div></div>
 <dl class="todo"><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>AXI4-Lite Slave Ports </dd></dl>
</div></div><!-- contents -->
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_af067f310ac2a52d557e3e7f872a545b3"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af067f310ac2a52d557e3e7f872a545b3">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.CLK_PERIOD</a></div><div class="ttdeci">time  :=  1 ns CLK_PERIOD</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:80</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_aa7e042419bc7b0a7d67a152f632d133a"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa7e042419bc7b0a7d67a152f632d133a">AXI4Stream_XUS_VirtualTDLWrapper.m00_axis_undeco_tdata</a></div><div class="ttdeci">out m00_axis_undeco_tdataSTD_LOGIC_VECTOR(   NUMBER_OF_TDL*   BIT_SMP_TDL- 1 DOWNTO  0)  </div><div class="ttdoc">Data Uncalibrated Virtual TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:167</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html">tb_AXI4Stream_XUS_VirtualTDLWrapper</a></div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:73</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a2e13bf46aee2ee0f08d017b30060713d"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e13bf46aee2ee0f08d017b30060713d">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.NUMBER_OF_TDL</a></div><div class="ttdeci">POSITIVE   range  1 TO  16:= 1 NUMBER_OF_TDL</div><div class="ttdoc">Number of TDL in parallel.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:108</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a51abb82e3dfa38aced898d64fe19c221"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a51abb82e3dfa38aced898d64fe19c221">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_9</a></div><div class="ttdeci">OFFSET_TAP_TDL_9NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #10 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:181</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a829fe949b0e5f2322123cfb44cda7572"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a829fe949b0e5f2322123cfb44cda7572">AXI4Stream_XUS_VirtualTDLWrapper.m00_axis_undeco_tvalid</a></div><div class="ttdeci">out m00_axis_undeco_tvalidSTD_LOGIC  </div><div class="ttdoc">Valid Uncalibrated Virtual TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:166</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a28a5e7cad764e684489ea0c6d683318f"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a28a5e7cad764e684489ea0c6d683318f">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.CO_Taps_preTDL</a></div><div class="ttdeci">PRE_TDL_ARRAY_TYPE CO_Taps_preTDL</div><div class="ttdoc">NUMBER_OF_TDL of CO Taps PRE-TDL in output, selectable as AsyncInput delayed not inverted.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:424</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a90a84c073f59eefb3e255fd385ebba63"><div class="ttname"><a href="class_local_package___t_d_l.html#a90a84c073f59eefb3e255fd385ebba63">LocalPackage_TDL.Compute_ValidSampledTapsTDL</a></div><div class="ttdeci">std_logic Compute_ValidSampledTapsTDLtype_tdl,RiseValid,FallValid,</div><div class="ttdoc">This function is used in the Sampler_TDL module in order to compute the overall Valid signal m00_axis...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:212</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a36da7b4b3bc0b0b2da64167f40c05249"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a36da7b4b3bc0b0b2da64167f40c05249">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.NUM_TAP_PRE_TDL</a></div><div class="ttdeci">INTEGER   range  0 TO  256:= 8 NUM_TAP_PRE_TDL</div><div class="ttdoc">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:134</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_a449d73a1c110581b82d5a26f13216ebc"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#a449d73a1c110581b82d5a26f13216ebc">Sampler_TDL.Behavioral.SampledTaps_pipe</a></div><div class="ttdeci">STD_LOGIC_VECTOR(   BIT_SMP_TDL+   BIT_SMP_PRE_TDL- 1 downto  0) SampledTaps_pipe</div><div class="ttdoc">Buffering stage of SampledTaps.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:200</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a6621924d5d8412713fe5afe373cd9781"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a6621924d5d8412713fe5afe373cd9781">AXI4Stream_XUS_VirtualTDL.FILE_PATH_NAME_O_DELAY</a></div><div class="ttdeci">FILE_PATH_NAME_O_DELAYSTRING  :=   &quot;/home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt&quot;</div><div class="ttdoc">Path of the .txt file that contains the O delays for Simulation.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:146</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aedbbaf69ba8c00d9652f993df758229e"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aedbbaf69ba8c00d9652f993df758229e">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.clk</a></div><div class="ttdeci">STD_LOGIC  := '1' clk</div><div class="ttdoc">TDC Sampling clock.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:265</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a199d3fe4aaa6850d129b06faf6c246d9"><div class="ttname"><a href="class_sampler___t_d_l.html#a199d3fe4aaa6850d129b06faf6c246d9">Sampler_TDL.reset</a></div><div class="ttdeci">in resetSTD_LOGIC  </div><div class="ttdoc">Asynchronous system reset, active '1'.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:129</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_aba82f236df37c7a688673d0a197f7ca8"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#aba82f236df37c7a688673d0a197f7ca8">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_1</a></div><div class="ttdeci">OFFSET_TAP_TDL_1NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #2 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:173</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a1c1b1b4ebad57fc61cb54cf2cda0148b"><div class="ttname"><a href="class_sampler___t_d_l.html#a1c1b1b4ebad57fc61cb54cf2cda0148b">Sampler_TDL.SampledTaps_TDL</a></div><div class="ttdeci">out SampledTaps_TDLSTD_LOGIC_VECTOR(   BIT_SMP_TDL- 1 downto  0)  </div><div class="ttdoc">Sampled taps along the chain (just the TDL, for the measure)</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:144</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_af69db7bf9de7b7d89cfb030d88530ecf"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#af69db7bf9de7b7d89cfb030d88530ecf">Sampler_TDL.Behavioral.RiseValid</a></div><div class="ttdeci">STD_LOGIC  := '0' RiseValid</div><div class="ttdoc">Signal containing the value of the bit from which we want to extract the valid.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:223</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_af8d110bb110470de47b6643be7c35efa"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af8d110bb110470de47b6643be7c35efa">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.PRE_TDL_ARRAY_TYPE</a></div><div class="ttdeci">( 0 to    NUMBER_OF_TDL- 1) STD_LOGIC_VECTOR(   NUM_TAP_PRE_TDL- 1 downto  0) PRE_TDL_ARRAY_TYPE</div><div class="ttdoc">Array of the CO and O Taps TDL, used to contain all the Taps of all the PRE-TDLs.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:240</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a60b6bf1440ec6b5ea4d3b1936c29491c"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a60b6bf1440ec6b5ea4d3b1936c29491c">AXI4Stream_XUS_VirtualTDLWrapper.NUM_TAP_TDL</a></div><div class="ttdeci">NUM_TAP_TDLPOSITIVE   range  4 TO  4096:= 256</div><div class="ttdoc">Bits of the TDL (number of buffers in the TDL)</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:111</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#ae4f03c286607f3181e16b9aa12d0c6d4">Simulated_TappedDelayLine.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE library.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:32</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral</a></div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:76</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html_a8956fdb9bf09591ef064a1cff323cd8f"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#a8956fdb9bf09591ef064a1cff323cd8f">XUS_TappedDelayLine_CARRY8.Behavioral.CO</a></div><div class="ttdeci">std_logic_vector(   NUM_CARRY_BLOCK_TOT*   BIT_CARRY_BLOCK- 1 downto  0) CO</div><div class="ttdoc">CO outputs.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:187</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html_ab612181d2769f0f26ea4911f4c96bb5b"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#ab612181d2769f0f26ea4911f4c96bb5b">XUS_TappedDelayLine_CARRY8.Behavioral.NUM_CARRY_BLOCK_TOT</a></div><div class="ttdeci">POSITIVE  :=   NUM_CARRY_BLOCK_TDL+   NUM_CARRY_BLOCK_PRE_TDL NUM_CARRY_BLOCK_TOT</div><div class="ttdoc">Total Number of carry blocks required.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:148</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_a102a2f146afcdd187cde02b2c746fadf"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a102a2f146afcdd187cde02b2c746fadf">XUS_TappedDelayLine_CARRY8.NUM_TAP_PRE_TDL</a></div><div class="ttdeci">NUM_TAP_PRE_TDLINTEGER   range  0 TO  256:= 256</div><div class="ttdoc">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:94</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ab99aa77cae4af70fec7492a49a9acfe6"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ab99aa77cae4af70fec7492a49a9acfe6">AXI4Stream_XUS_VirtualTDL.MIN_VALID_TAP_POS</a></div><div class="ttdeci">MIN_VALID_TAP_POSINTEGER  := 0</div><div class="ttdoc">Minimal position inside SampledTaps used by ValidPositionTap to extract the valid (MIN = LOW that is ...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:161</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a686904a8ad7646d4cef6b3285a035140"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a686904a8ad7646d4cef6b3285a035140">AXI4Stream_XUS_VirtualTDL.DEBUG_MODE</a></div><div class="ttdeci">DEBUG_MODEBOOLEAN  :=   FALSE</div><div class="ttdoc">It allows us to choose the valid by port if it is true.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:131</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aef7487bb61f18d1a73d89f10d80ef741"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aef7487bb61f18d1a73d89f10d80ef741">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.O_Taps_TDL</a></div><div class="ttdeci">TDL_ARRAY_TYPE O_Taps_TDL</div><div class="ttdoc">NUMBER_OF_TDL of O Taps in output, selectable as AsyncInput delayed and inverted.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:422</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html"><div class="ttname"><a href="class_simulated___tapped_delay_line.html">Simulated_TappedDelayLine</a></div><div class="ttdoc">Being a module used just in simulation phase, we need to have CO_DELAY and O_DELAY that are the value...</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:86</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a3ba7d4673ce63997c41d9b5d2e852977"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3ba7d4673ce63997c41d9b5d2e852977">AXI4Stream_XUS_VirtualTDLWrapper.VALID_NUMBER_OF_TDL_INIT</a></div><div class="ttdeci">VALID_NUMBER_OF_TDL_INITINTEGER   range  0 TO  15:= 0</div><div class="ttdoc">Initial number of TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:128</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_aac5c4116a4ca4d6e4656b41d363efebe"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#aac5c4116a4ca4d6e4656b41d363efebe">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_13</a></div><div class="ttdeci">OFFSET_TAP_TDL_13NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #14 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:185</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_aa55d797506c12c9ede2936a4bf1dd31b"><div class="ttname"><a href="class_local_package___t_d_l.html#aa55d797506c12c9ede2936a4bf1dd31b">LocalPackage_TDL.Sample_AsyncTapsTDL</a></div><div class="ttdeci">std_logic_vector Sample_AsyncTapsTDLtype_tdl,num_tap_tdl,offset_tap_tdl,bit_smp_tdl,bit_smp_pre_tdl,num_tap_pre_tdl,AsyncTaps_preTDL,AsyncTaps_TDL,</div><div class="ttdoc">This function is used in the Sampler_TDL module in order to manage the position of the flip flops at ...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:152</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html"><div class="ttname"><a href="class_local_package___t_d_l.html">LocalPackage_TDL</a></div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:72</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a686904a8ad7646d4cef6b3285a035140"><div class="ttname"><a href="class_sampler___t_d_l.html#a686904a8ad7646d4cef6b3285a035140">Sampler_TDL.DEBUG_MODE</a></div><div class="ttdeci">DEBUG_MODEBOOLEAN  :=   FALSE</div><div class="ttdoc">It allows us to choose the valid by port in case it is TRUE.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:96</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a304e1ad74f990e652375a9a5560f4be9"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a304e1ad74f990e652375a9a5560f4be9">AXI4Stream_XUS_VirtualTDLWrapper.MIN_VALID_TAP_POS</a></div><div class="ttdeci">MIN_VALID_TAP_POSINTEGER  := 5</div><div class="ttdoc">Minimal position inside SampledTaps used by ValidPosition to extract the valid (MIN = LOW that is RIG...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:121</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a7c4776bdc584935e784e9bac4303b48f"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a7c4776bdc584935e784e9bac4303b48f">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.m00_axis_undeco_tvalid</a></div><div class="ttdeci">STD_LOGIC m00_axis_undeco_tvalid</div><div class="ttdoc">Valid Uncalibrated Virtual TDL.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:276</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_local_package___t_d_l.html#ae4f03c286607f3181e16b9aa12d0c6d4">LocalPackage_TDL.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE library.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:29</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a36061e5dfe679a1db4104864d0063c08"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a36061e5dfe679a1db4104864d0063c08">AXI4Stream_XUS_VirtualTDL.ValidNumberOfTdl</a></div><div class="ttdeci">in ValidNumberOfTdlSTD_LOGIC_VECTOR( 31 DOWNTO  0)  </div><div class="ttdoc">Valid chosen between the NUMBER_OF_TDL possible TDLs.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:241</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_a80ad79fcbc2377d71185d058ae327bc4"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#a80ad79fcbc2377d71185d058ae327bc4">Simulated_TappedDelayLine.AsyncInput</a></div><div class="ttdeci">in AsyncInputSTD_LOGIC  </div><div class="ttdoc">Asynchronous input data.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:102</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a2e1a8b8df1eb32845e41a6df9a80f4f8"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e1a8b8df1eb32845e41a6df9a80f4f8">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.Valid_SampledTaps_TDL</a></div><div class="ttdeci">STD_LOGIC_VECTOR( 0 to    NUMBER_OF_TDL- 1) Valid_SampledTaps_TDL</div><div class="ttdoc">NUMBER_OF_TDL Valids of the SampledTaps_TDL. Basically it is a vector that contains the *NUMBER_OF_TD...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:438</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_ae6baabaaadca3096144cc6db701a5613"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae6baabaaadca3096144cc6db701a5613">AXI4Stream_XUS_VirtualTDLWrapper.BIT_SMP_PRE_TDL</a></div><div class="ttdeci">BIT_SMP_PRE_TDLINTEGER   range  0 TO  256:= 256</div><div class="ttdoc">Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL,...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:144</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_a1d382a7964d39a72ea7f5a1de7c07ebc"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#a1d382a7964d39a72ea7f5a1de7c07ebc">Simulated_TappedDelayLine.CO_DELAY</a></div><div class="ttdeci">CO_DELAYTIME_ARRAY_TYPE  </div><div class="ttdoc">Delay for CO in Simulation.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:90</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a00e6891becae40c8cdc842e7599dd553"><div class="ttname"><a href="class_local_package___t_d_l.html#a00e6891becae40c8cdc842e7599dd553">LocalPackage_TDL.TIME_MATRIX_TYPE</a></div><div class="ttdeci">( 0 TO    MAX_NUMBER_OF_TDL- 1, 0 to    MAX_NUMBER_OF_TAP- 1) Time TIME_MATRIX_TYPE</div><div class="ttdoc">Type used to store the input .txt file with *Time* unit of measure.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:105</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a199d3fe4aaa6850d129b06faf6c246d9"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a199d3fe4aaa6850d129b06faf6c246d9">AXI4Stream_XUS_VirtualTDL.reset</a></div><div class="ttdeci">in resetSTD_LOGIC  </div><div class="ttdoc">Asynchronous system reset, active '1'.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:206</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_ab6e19ddcafe07c3647d6c2eca988b4cb"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ab6e19ddcafe07c3647d6c2eca988b4cb">AXI4Stream_XUS_VirtualTDLWrapper.BUFFERING_STAGE</a></div><div class="ttdeci">BUFFERING_STAGEBOOLEAN  :=   TRUE</div><div class="ttdoc">Buffering stage for the valid synch, it allows us to allign the data and the corresponding valid to t...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:117</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_abaf35e1ea6d9372c3420a16e5f7dc313"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#abaf35e1ea6d9372c3420a16e5f7dc313">Sampler_TDL.Behavioral.FallValid</a></div><div class="ttdeci">STD_LOGIC  := '0' FallValid</div><div class="ttdoc">Signal used to make the overall valid lasting just 1 clock cycle.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:224</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a50bb614701c7a80f6210d35024bb6feb"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a50bb614701c7a80f6210d35024bb6feb">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_10</a></div><div class="ttdeci">OFFSET_TAP_TDL_10NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #11 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:182</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_1_1_behavioral_html_a1540f6e3372f1505a811d329a9606b92"><div class="ttname"><a href="class_simulated___tapped_delay_line_1_1_behavioral.html#a1540f6e3372f1505a811d329a9606b92">Simulated_TappedDelayLine.Behavioral.O_tmp</a></div><div class="ttdeci">std_logic_vector(   NUM_TAP_TDL- 1 downto  0)  :=( others =&gt; '1') O_tmp</div><div class="ttdoc">Temporary value of the O output.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:128</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a21f1b0ae9b615781947ef1f0081a037f"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a21f1b0ae9b615781947ef1f0081a037f">AXI4Stream_XUS_VirtualTDL.ValidPositionTap</a></div><div class="ttdeci">in ValidPositionTapSTD_LOGIC_VECTOR( 31 DOWNTO  0)  </div><div class="ttdoc">Port which chooses the position of the bit for generating the valid of SampledTaps_TDL (case DEBUG_MO...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:234</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a0b4187863a336016bc0f7e2560f5d88b"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a0b4187863a336016bc0f7e2560f5d88b">AXI4Stream_XUS_VirtualTDLWrapper.TYPE_TDL_ARRAY</a></div><div class="ttdeci">TYPE_TDL_ARRAYCO_VS_O_ARRAY_STRING  :=(   &quot;C&quot;,   &quot;O&quot;, others =&gt;   &quot;C&quot;)</div><div class="ttdoc">CO vs O Sampling.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:86</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ae4f03c286607f3181e16b9aa12d0c6d4">AXI4Stream_XUS_VirtualTDL.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE library.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:28</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_a3884a719a8410e6afd81047a5989c7dd"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#a3884a719a8410e6afd81047a5989c7dd">Sampler_TDL.Behavioral.Valid_SampledTaps_pipe</a></div><div class="ttdeci">STD_LOGIC  := '0' Valid_SampledTaps_pipe</div><div class="ttdoc">Buffering stage of the Valid.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:227</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_ae6649aa8337e2c5b904837c6d2ddb914"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae6649aa8337e2c5b904837c6d2ddb914">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.VALID_POS_INTEGER_ARRAY_TYPE</a></div><div class="ttdeci">( 0 to    NUMBER_OF_TDL- 1) INTEGER VALID_POS_INTEGER_ARRAY_TYPE</div><div class="ttdoc">Array of Integers for the position of the Valid, used to contain the position from which we want to c...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:248</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_a633c02ed9711b64f53ebafd9ccdbec7a"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a633c02ed9711b64f53ebafd9ccdbec7a">XUS_TappedDelayLine_CARRY8.O_Taps_TDL</a></div><div class="ttdeci">out O_Taps_TDLSTD_LOGIC_VECTOR(   NUM_TAP_TDL- 1 downto  0)  </div><div class="ttdoc">O Taps in output, AsyncInput delayed and inverted.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:102</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a3587045b2e642e941332f7a0b2174368"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a3587045b2e642e941332f7a0b2174368">AXI4Stream_XUS_VirtualTDLWrapper.ValidPositionTap</a></div><div class="ttdeci">in ValidPositionTapSTD_LOGIC_VECTOR( 31 DOWNTO  0)  :=( 1=&gt; '1', others =&gt; '0')</div><div class="ttdoc">Port which chooses the position of the bit for generating the valid of SampledTaps_TDL (case DEBUG_MO...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:179</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_abeca324ac52b2aed2974629d8f581cad"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#abeca324ac52b2aed2974629d8f581cad">AXI4Stream_XUS_VirtualTDL.SIM_VS_IMP</a></div><div class="ttdeci">SIM_VS_IMPSTRING  :=   &quot;IMP&quot;</div><div class="ttdoc">Simulation or Implementation.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:136</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html_a7a84477855db6122f0b198d790c8b9ed"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#a7a84477855db6122f0b198d790c8b9ed">XUS_TappedDelayLine_CARRY8.Behavioral.O</a></div><div class="ttdeci">std_logic_vector(   NUM_CARRY_BLOCK_TOT*   BIT_CARRY_BLOCK- 1 downto  0) O</div><div class="ttdoc">O outputs.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:188</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a79cad31eab08242b464ef1db78853046"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a79cad31eab08242b464ef1db78853046">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.reset</a></div><div class="ttdeci">STD_LOGIC reset</div><div class="ttdoc">Asyncronous system reset, active '1'.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:261</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a686904a8ad7646d4cef6b3285a035140"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a686904a8ad7646d4cef6b3285a035140">AXI4Stream_XUS_VirtualTDLWrapper.DEBUG_MODE</a></div><div class="ttdeci">DEBUG_MODEBOOLEAN  :=   FALSE</div><div class="ttdoc">It allows us to choose the valid by port if it is true.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:92</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a99a974d7c0b8f849f7c08056555f55f2"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a99a974d7c0b8f849f7c08056555f55f2">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.DEBUG_MODE</a></div><div class="ttdeci">BOOLEAN  :=   TRUE DEBUG_MODE</div><div class="ttdoc">It allows us to choose the valid by port if it is true.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:91</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ae4f03c286607f3181e16b9aa12d0c6d4">AXI4Stream_XUS_VirtualTDLWrapper.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE library.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:28</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a45251905a5f84101aad1411d9a15e2bd"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a45251905a5f84101aad1411d9a15e2bd">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.FILE_PATH_NAME_CO_DELAY</a></div><div class="ttdeci">STRING  :=   &quot;/home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt&quot; FILE_PATH_NAME_CO_DELAY</div><div class="ttdoc">Path of the .txt file that contains the CO delays for Simulation.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:98</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_ae4c98cba9648e85e9cbb46b2f01acf87"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae4c98cba9648e85e9cbb46b2f01acf87">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.CO_Taps_TDL</a></div><div class="ttdeci">TDL_ARRAY_TYPE CO_Taps_TDL</div><div class="ttdoc">NUMBER_OF_TDL of CO Taps in output, selectable as AsyncInput delayed not inverted.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:421</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html">Sampler_TDL.Behavioral</a></div><div class="ttdoc">First the module searches for the positions where we could find the valid, by exploring the SampledTa...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:193</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_a9f49de6f5eed5b4488cba6c9cdd1c215"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#a9f49de6f5eed5b4488cba6c9cdd1c215">Simulated_TappedDelayLine.work</a></div><div class="ttdeci">_library_ workwork</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:65</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_1_1_behavioral_html_a165586f7d266e280f91ef6d3d1b4ad15"><div class="ttname"><a href="class_simulated___tapped_delay_line_1_1_behavioral.html#a165586f7d266e280f91ef6d3d1b4ad15">Simulated_TappedDelayLine.Behavioral.CO_tmp</a></div><div class="ttdeci">std_logic_vector(   NUM_TAP_TDL- 1 downto  0)  :=( others =&gt; '0') CO_tmp</div><div class="ttdoc">Temporary value of the CO output.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:127</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_abeca324ac52b2aed2974629d8f581cad"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abeca324ac52b2aed2974629d8f581cad">XUS_TappedDelayLine_CARRY8.SIM_VS_IMP</a></div><div class="ttdeci">SIM_VS_IMPSTRING  :=   &quot;IMP&quot;</div><div class="ttdoc">Simulation or Implementation.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:83</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_sampler___t_d_l.html#ae4f03c286607f3181e16b9aa12d0c6d4">Sampler_TDL.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE library.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:30</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a5faf7bf282ee27b5e3de794739e3d507"><div class="ttname"><a href="class_sampler___t_d_l.html#a5faf7bf282ee27b5e3de794739e3d507">Sampler_TDL.Valid_SampledTaps_TDL</a></div><div class="ttdeci">out Valid_SampledTaps_TDLSTD_LOGIC  </div><div class="ttdoc">Valid of SampledTaps_TDL.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:143</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_1_1_behavioral_html"><div class="ttname"><a href="class_simulated___tapped_delay_line_1_1_behavioral.html">Simulated_TappedDelayLine.Behavioral</a></div><div class="ttdoc">The module consists of 2 processes:SimO: with this process, the behavior of the O taps is simulated....</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:121</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a6b76f211e3251db8d2abc14afa4da142"><div class="ttname"><a href="class_local_package___t_d_l.html#a6b76f211e3251db8d2abc14afa4da142">LocalPackage_TDL.Compute_ValidPositionSampledTapsTDL</a></div><div class="ttdeci">std_logic_vector Compute_ValidPositionSampledTapsTDLmin_valid_pos,step_valid_pos,max_valid_pos,bit_smp_pre_tdl,SampledTaps_TDL,</div><div class="ttdoc">This function is used in the Sampler_TDL module in order to find a vector (ValidPosition_SampledTaps)...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:185</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a9f26ff31fe07c9c8581e899e1a19d2c5"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a9f26ff31fe07c9c8581e899e1a19d2c5">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_5</a></div><div class="ttdeci">OFFSET_TAP_TDL_5NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #6 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:177</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aaacfa73f9b9e55246857a7906916f0f0"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aaacfa73f9b9e55246857a7906916f0f0">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.AsyncTaps_TDL</a></div><div class="ttdeci">TDL_ARRAY_TYPE AsyncTaps_TDL</div><div class="ttdoc">NUMBER_OF_TDL of Async input Taps. Basically it is the overall number of taps (*NUMBER_OF_TDL* * *NUM...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:433</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_afd13b50585152f6756d196bf3f1c52ac"><div class="ttname"><a href="class_sampler___t_d_l.html#afd13b50585152f6756d196bf3f1c52ac">Sampler_TDL.UNISIM</a></div><div class="ttdeci">_library_ UNISIMUNISIM</div><div class="ttdoc">Xilinx Unisim library.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:49</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a099d7649a33bb44048d09352dd453afc"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a099d7649a33bb44048d09352dd453afc">AXI4Stream_XUS_VirtualTDL.STD</a></div><div class="ttdeci">_library_ STDSTD</div><div class="ttdoc">Standard.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:39</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a9c352c0162242de305ddbb18625f5b56"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a9c352c0162242de305ddbb18625f5b56">AXI4Stream_XUS_VirtualTDL.BIT_SMP_PRE_TDL</a></div><div class="ttdeci">BIT_SMP_PRE_TDLINTEGER   range  0 TO  256:= 0</div><div class="ttdoc">Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL,...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:199</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a099d7649a33bb44048d09352dd453afc"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a099d7649a33bb44048d09352dd453afc">AXI4Stream_XUS_VirtualTDLWrapper.STD</a></div><div class="ttdeci">_library_ STDSTD</div><div class="ttdoc">Standard.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:39</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a9f49de6f5eed5b4488cba6c9cdd1c215"><div class="ttname"><a href="class_sampler___t_d_l.html#a9f49de6f5eed5b4488cba6c9cdd1c215">Sampler_TDL.work</a></div><div class="ttdeci">_library_ workwork</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:63</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a6231b307b7958b6060563aa2a93d345a"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a6231b307b7958b6060563aa2a93d345a">AXI4Stream_XUS_VirtualTDL.clk</a></div><div class="ttdeci">in clkSTD_LOGIC  </div><div class="ttdoc">TDC Sampling clock.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:210</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ab18ce5eb26e14a9285a5d00d756fcfe5"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ab18ce5eb26e14a9285a5d00d756fcfe5">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_2</a></div><div class="ttdeci">OFFSET_TAP_TDL_2NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #3 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:174</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_aa505a47ee0405d658697dcfedae897aa"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aa505a47ee0405d658697dcfedae897aa">AXI4Stream_XUS_VirtualTDLWrapper.FILE_PATH_NAME_CO_DELAY</a></div><div class="ttdeci">FILE_PATH_NAME_CO_DELAYSTRING  :=   &quot;/home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt&quot;</div><div class="ttdoc">Path of the .txt file that contains the CO delays for Simulation.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:102</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a25afadf36712866db6e63fed7ca53189"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a25afadf36712866db6e63fed7ca53189">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.ValidNumberOfTdl_int</a></div><div class="ttdeci">INTEGER   range  0 TO    Valid_SampledTaps_TDL'HIGH:=   VALID_NUMBER_OF_TDL_INIT ValidNumberOfTdl_int</div><div class="ttdoc">Valid chosen between the NUMBER_OF_TDL possible TDLs, initialized at *VALID_NUMBER_OF_TDL_INIT*....</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:445</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_aeabf3dd455cbfb91e810eb5cbf7f917e"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#aeabf3dd455cbfb91e810eb5cbf7f917e">Simulated_TappedDelayLine.CO</a></div><div class="ttdeci">out COSTD_LOGIC_VECTOR(   NUM_TAP_TDL- 1 downto  0)  </div><div class="ttdoc">CO Taps in output, AsyncInput delayed not inverted.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:106</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a4f38d9bc3498e699ea7b85daec11c9e8"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a4f38d9bc3498e699ea7b85daec11c9e8">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_11</a></div><div class="ttdeci">OFFSET_TAP_TDL_11NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #12 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:183</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_ad152055bc5a0e13245eb05575190fdd0"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#ad152055bc5a0e13245eb05575190fdd0">Simulated_TappedDelayLine.O_DELAY</a></div><div class="ttdeci">O_DELAYTIME_ARRAY_TYPE  </div><div class="ttdoc">Delay for O in Simulation.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:91</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_ac56bd5983af7d46ca59b768d84d188ed"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#ac56bd5983af7d46ca59b768d84d188ed">Sampler_TDL.Behavioral.SampledTaps</a></div><div class="ttdeci">STD_LOGIC_VECTOR(   BIT_SMP_TDL+   BIT_SMP_PRE_TDL- 1 downto  0) SampledTaps</div><div class="ttdoc">Sampled taps along the chain.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:199</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ad04c2bb03013815daffe481ca5553b02"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ad04c2bb03013815daffe481ca5553b02">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_7</a></div><div class="ttdeci">OFFSET_TAP_TDL_7NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #8 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:179</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a102a2f146afcdd187cde02b2c746fadf"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a102a2f146afcdd187cde02b2c746fadf">AXI4Stream_XUS_VirtualTDLWrapper.NUM_TAP_PRE_TDL</a></div><div class="ttdeci">NUM_TAP_PRE_TDLINTEGER   range  0 TO  256:= 256</div><div class="ttdoc">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:138</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aae833d5ffa7c2120bd3a51e8f2c570dc"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aae833d5ffa7c2120bd3a51e8f2c570dc">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.STEP_VALID_TAP_POS</a></div><div class="ttdeci">POSITIVE  := 3 STEP_VALID_TAP_POS</div><div class="ttdoc">Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPositionTap.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:120</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a3c7e0941dfcd0ceeca414e44c7f20573"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a3c7e0941dfcd0ceeca414e44c7f20573">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.SampledTaps_TDL</a></div><div class="ttdeci">SMP_TDL_ARRAY_TYPE SampledTaps_TDL</div><div class="ttdoc">NUMBER_OF_TDL of Sampled Taps from the NUMBER_OF_TDL AsyncTaps_TDL, Synchronized to clk output Taps....</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:439</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral</a></div><div class="ttdoc">This module first imports the value of CO_DELAY_MATRIX and O_DELAY_MATRIX from a ....</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:200</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral_html"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral.html">AXI4Stream_XUS_VirtualTDL.Behavioral</a></div><div class="ttdoc">The module instantiates the AXI4Stream_XUS_VirtualTDLWrapper, set to '0' the MSBs of the output data ...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:252</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_afc2a8c2ad457cdf7e1b9e5b1b92d105e"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#afc2a8c2ad457cdf7e1b9e5b1b92d105e">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.SMP_TDL_ARRAY_TYPE</a></div><div class="ttdeci">( 0 to    NUMBER_OF_TDL- 1) STD_LOGIC_VECTOR(   BIT_SMP_TDL- 1 downto  0) SMP_TDL_ARRAY_TYPE</div><div class="ttdoc">Array of the Sampled Taps TDL, used to contain all the *SampledTaps* of all the TDLs.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:244</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a6b98c10ca89aa80d5e970646d47ad026"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a6b98c10ca89aa80d5e970646d47ad026">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.BIT_SMP_TDL</a></div><div class="ttdeci">POSITIVE   range  1 TO  4096:= 16 BIT_SMP_TDL</div><div class="ttdoc">Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each ...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:130</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a75783b04c8165229918d408da4323c29"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a75783b04c8165229918d408da4323c29">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_6</a></div><div class="ttdeci">OFFSET_TAP_TDL_6NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #7 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:178</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html">AXI4Stream_XUS_VirtualTDLWrapper</a></div><div class="ttdoc">This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:81</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aa2edd351f33aa33cfa133aa7592cee76"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aa2edd351f33aa33cfa133aa7592cee76">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.MIN_VALID_TAP_POS</a></div><div class="ttdeci">NATURAL  := 1 MIN_VALID_TAP_POS</div><div class="ttdoc">Minimal position inside SampledTaps used by ValidPositionTap to extract the valid (MIN = LOW that is ...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:119</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_abc57123ea2a9a21f1c7bdcded68cc46e"><div class="ttname"><a href="class_local_package___t_d_l.html#abc57123ea2a9a21f1c7bdcded68cc46e">LocalPackage_TDL.From_TimeMatrix_To_TimeArray</a></div><div class="ttdeci">TIME_ARRAY_TYPE From_TimeMatrix_To_TimeArrayco_o_delay_matrix,tdl_to_extract,</div><div class="ttdoc">This function is used in the AXI4Stream_XUS_VirtualTDLWrapper module in order to extract from the mat...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:293</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a469fdb3ed2c01747118a8af02b896809"><div class="ttname"><a href="class_local_package___t_d_l.html#a469fdb3ed2c01747118a8af02b896809">LocalPackage_TDL.CO_O_ExtractDelayFromFile</a></div><div class="ttdeci">TIME_MATRIX_TYPE CO_O_ExtractDelayFromFileSIM_VS_IMP,file_path_name_co_o_delay,num_tap_tdl,number_of_tdl,</div><div class="ttdoc">This function is used in the AXI4Stream_XUS_VirtualTDLWrapper module in order to extract from a file ...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:266</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ac313147b299ed4c1eb112103f2ec2d60"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ac313147b299ed4c1eb112103f2ec2d60">AXI4Stream_XUS_VirtualTDL.VALID_POSITION_TAP_INIT</a></div><div class="ttdeci">VALID_POSITION_TAP_INITINTEGER   range  0 TO  4095:= 255</div><div class="ttdoc">Initial position along the TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:167</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a3985bc34032eae7d492b2faa709eb6c7"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a3985bc34032eae7d492b2faa709eb6c7">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.From_SampledTaps_to_Undeco</a></div><div class="ttdeci">From_SampledTaps_to_Undecobit_smp_tdl,SampledTaps_TDL,undeco_tdata,</div><div class="ttdoc">This procedure extracts the value stored in the Flip Flops of the TDLs and brings it as it is to the ...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:267</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a46aff5b8265b446a12bb28f3120b7b47"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a46aff5b8265b446a12bb28f3120b7b47">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_8</a></div><div class="ttdeci">OFFSET_TAP_TDL_8NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #9 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:180</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_ac07d87ece6681d3f310f6654d7a94dc5"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ac07d87ece6681d3f310f6654d7a94dc5">XUS_TappedDelayLine_CARRY8.CO_Taps_preTDL</a></div><div class="ttdeci">out CO_Taps_preTDLSTD_LOGIC_VECTOR(   NUM_TAP_PRE_TDL- 1 downto  0)  </div><div class="ttdoc">CO Taps in output of the PRE-TDL, AsyncInput delayed not inverted.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:106</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html">XUS_TappedDelayLine_CARRY8</a></div><div class="ttdoc">In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ...</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:79</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_abffd139ea89a5c44acc6a36c8c8a14fb"><div class="ttname"><a href="class_sampler___t_d_l.html#abffd139ea89a5c44acc6a36c8c8a14fb">Sampler_TDL.NUM_TAP_TDL</a></div><div class="ttdeci">NUM_TAP_TDLPOSITIVE   range  4 TO  4096:= 16</div><div class="ttdoc">Bits of the TDL (number of buffers in the TDL)</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:114</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a21f1b0ae9b615781947ef1f0081a037f"><div class="ttname"><a href="class_sampler___t_d_l.html#a21f1b0ae9b615781947ef1f0081a037f">Sampler_TDL.ValidPositionTap</a></div><div class="ttdeci">in ValidPositionTapSTD_LOGIC_VECTOR( 31 DOWNTO  0)  </div><div class="ttdoc">Port which chooses the position of the bit for generating the valid of SampledTaps_TDL (case DEBUG_MO...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:153</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a27961deb3d6036e9fb2115d9df0f4285"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a27961deb3d6036e9fb2115d9df0f4285">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.SIM_VS_IMP</a></div><div class="ttdeci">STRING( 1 To  3)  :=   &quot;SIM&quot; SIM_VS_IMP</div><div class="ttdoc">Simulation or Implementation.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:94</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a6a69292067192c2c3332c1aa9c36ae7f"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a6a69292067192c2c3332c1aa9c36ae7f">AXI4Stream_XUS_VirtualTDL.STEP_VALID_TAP_POS</a></div><div class="ttdeci">STEP_VALID_TAP_POSPOSITIVE  := 1</div><div class="ttdoc">Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPositionTap.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:162</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_af3e3794b6a7d7a611e2bbbc2c1aa4841"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#af3e3794b6a7d7a611e2bbbc2c1aa4841">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_0</a></div><div class="ttdeci">OFFSET_TAP_TDL_0NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #1 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:172</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ae03c5a259049a3a8d856a141309a34d6"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ae03c5a259049a3a8d856a141309a34d6">AXI4Stream_XUS_VirtualTDL.BUFFERING_STAGE</a></div><div class="ttdeci">BUFFERING_STAGEBOOLEAN  :=   FALSE</div><div class="ttdoc">Buffering stage for the valid synch, it allows us to allign the data and the corresponding valid to t...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:157</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a210740d384506d9963d94fda43c110c7"><div class="ttname"><a href="class_sampler___t_d_l.html#a210740d384506d9963d94fda43c110c7">Sampler_TDL.STEP_VALID_TAP_POS</a></div><div class="ttdeci">STEP_VALID_TAP_POSPOSITIVE  := 3</div><div class="ttdoc">Step used between MAX_VALID_TAP_POS and MIN_VALID_POS for assigned ValidPositionTap.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:105</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_ae7ff02d413632ef4f03a2e4e44018b0b"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae7ff02d413632ef4f03a2e4e44018b0b">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.AsyncTaps_preTDL</a></div><div class="ttdeci">PRE_TDL_ARRAY_TYPE AsyncTaps_preTDL</div><div class="ttdoc">NUMBER_OF_TDL of Async input Taps. Basically it is the overall number of taps of the PRE_TDL (*NUMBER...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:434</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_afd13b50585152f6756d196bf3f1c52ac"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#afd13b50585152f6756d196bf3f1c52ac">Simulated_TappedDelayLine.UNISIM</a></div><div class="ttdeci">_library_ UNISIMUNISIM</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:51</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a92866943ed408759a14b1ad05b910c73"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a92866943ed408759a14b1ad05b910c73">AXI4Stream_XUS_VirtualTDL.NUM_TAP_PRE_TDL</a></div><div class="ttdeci">NUM_TAP_PRE_TDLINTEGER   range  0 TO  256:= 0</div><div class="ttdoc">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:194</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_a43bd4e6e212a445d6c05e2286f2dc8a0"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#a43bd4e6e212a445d6c05e2286f2dc8a0">Simulated_TappedDelayLine.O</a></div><div class="ttdeci">out OSTD_LOGIC_VECTOR(   NUM_TAP_TDL- 1 downto  0)  </div><div class="ttdoc">O Taps in output, AsyncInput delayed and inverted.</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:109</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a49fc3802854ad42a9bbe46777d3a7905"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a49fc3802854ad42a9bbe46777d3a7905">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.OFFSET_TAP_TDL_ARRAY</a></div><div class="ttdeci">OFFSET_TAP_TDL_ARRAY_TYPE  :=( 1, others =&gt; 0) OFFSET_TAP_TDL_ARRAY</div><div class="ttdoc">The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:129</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a37dc8e317fd023ba341347fcbc2f9eb7"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a37dc8e317fd023ba341347fcbc2f9eb7">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.AsyncInput</a></div><div class="ttdeci">STD_LOGIC AsyncInput</div><div class="ttdoc">Asynchronous input data.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:272</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_ab26a7f21bb1e1357cd3c1cf351a3953e"><div class="ttname"><a href="class_sampler___t_d_l.html#ab26a7f21bb1e1357cd3c1cf351a3953e">Sampler_TDL.OFFSET_TAP_TDL</a></div><div class="ttdeci">OFFSET_TAP_TDLNATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:115</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_aaa9b9bd6ce1ec9b4e8b677bcda8cff0e"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aaa9b9bd6ce1ec9b4e8b677bcda8cff0e">AXI4Stream_XUS_VirtualTDLWrapper.MAX_VALID_TAP_POS</a></div><div class="ttdeci">MAX_VALID_TAP_POSNATURAL  := 7</div><div class="ttdoc">Maximal position inside SampledTaps used by ValidPosition to extract the valid (MAX = HIGH that is LE...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:123</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_ab7615721af05e5d42aebebd6e79a25f7"><div class="ttname"><a href="class_local_package___t_d_l.html#ab7615721af05e5d42aebebd6e79a25f7">LocalPackage_TDL.Compute_NumCarryBlock</a></div><div class="ttdeci">integer Compute_NumCarryBlocknum_tap_tdl,bit_carry_block,</div><div class="ttdoc">This function is used in the XUS_TappedDelayLine_CARRY8 module in order to compute how many basic blo...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:121</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral_html_a86638a7b269812ed1792a857aa65f88a"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral.html#a86638a7b269812ed1792a857aa65f88a">AXI4Stream_XUS_VirtualTDL.Behavioral.TYPE_TDL_ARRAY</a></div><div class="ttdeci">CO_VS_O_ARRAY_STRING  :=(   TYPE_TDL_0,   TYPE_TDL_1,   TYPE_TDL_2,   TYPE_TDL_3,   TYPE_TDL_4,   TYPE_TDL_5,   TYPE_TDL_6,   TYPE_TDL_7,   TYPE_TDL_8,   TYPE_TDL_9,   TYPE_TDL_10,   TYPE_TDL_12,   TYPE_TDL_11,   TYPE_TDL_13,   TYPE_TDL_14,   TYPE_TDL_15) TYPE_TDL_ARRAY</div><div class="ttdoc">Initialization of the type of each TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:260</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a199d3fe4aaa6850d129b06faf6c246d9"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a199d3fe4aaa6850d129b06faf6c246d9">AXI4Stream_XUS_VirtualTDLWrapper.reset</a></div><div class="ttdeci">in resetSTD_LOGIC  </div><div class="ttdoc">Asyncronous system reset, active '1'.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:151</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a27900485a8ca775b2d31335af6d88bec"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a27900485a8ca775b2d31335af6d88bec">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_14</a></div><div class="ttdeci">OFFSET_TAP_TDL_14NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #15 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:186</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_a27d9aaad077d791c176f92282ad7408b"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#a27d9aaad077d791c176f92282ad7408b">Sampler_TDL.Behavioral.ValidPositionTap_int</a></div><div class="ttdeci">INTEGER   range  0 TO    ValidPosition_SampledTaps'HIGH:=   VALID_POSITION_TAP_INIT ValidPositionTap_int</div><div class="ttdoc">Initialization of the position from which we want to choose the valid.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:234</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a304e1ad74f990e652375a9a5560f4be9"><div class="ttname"><a href="class_sampler___t_d_l.html#a304e1ad74f990e652375a9a5560f4be9">Sampler_TDL.MIN_VALID_TAP_POS</a></div><div class="ttdeci">MIN_VALID_TAP_POSINTEGER  := 5</div><div class="ttdoc">Minimal position inside SampledTaps used by ValidPositionTap to extract the valid (MIN = LOW that is ...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:104</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a80ad79fcbc2377d71185d058ae327bc4"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a80ad79fcbc2377d71185d058ae327bc4">AXI4Stream_XUS_VirtualTDL.AsyncInput</a></div><div class="ttdeci">in AsyncInputSTD_LOGIC  </div><div class="ttdoc">Asynchronous input data.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:217</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a60b6bf1440ec6b5ea4d3b1936c29491c"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a60b6bf1440ec6b5ea4d3b1936c29491c">AXI4Stream_XUS_VirtualTDL.NUM_TAP_TDL</a></div><div class="ttdeci">NUM_TAP_TDLPOSITIVE   range  4 TO  4096:= 256</div><div class="ttdoc">Bits of the Tapped Delay-Line (number of buffers in the TDL)</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:151</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_af239a5fe2e476d1587542ca8e98222a6"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af239a5fe2e476d1587542ca8e98222a6">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.BUFFERING_STAGE</a></div><div class="ttdeci">BOOLEAN  :=   TRUE BUFFERING_STAGE</div><div class="ttdoc">Buffering stage for the valid synch, it allows us to align the data and the corresponding valid to th...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:115</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_adcf817750655500d9a53175b559dd4ec"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#adcf817750655500d9a53175b559dd4ec">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.m00_axis_undeco_tdata</a></div><div class="ttdeci">STD_LOGIC_VECTOR(   NUMBER_OF_TDL*   BIT_SMP_TDL- 1 DOWNTO  0) m00_axis_undeco_tdata</div><div class="ttdoc">Data Uncalibrated Virtual TDL.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:277</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_a38d21129e829ed03feeadbec73f0afa6"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#a38d21129e829ed03feeadbec73f0afa6">Sampler_TDL.Behavioral.ValidPosition_SampledTaps</a></div><div class="ttdeci">STD_LOGIC_VECTOR(Compute_ValidPositionSampledTapsTDL(   MIN_VALID_TAP_POS,   STEP_VALID_TAP_POS,   MAX_VALID_TAP_POS,   BIT_SMP_PRE_TDL,   SampledTaps)'RANGE  ) ValidPosition_SampledTaps</div><div class="ttdoc">This vector contains the positions where the valid can be found.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:221</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a056c4d1a26f04d376f757980e9f92e51"><div class="ttname"><a href="class_sampler___t_d_l.html#a056c4d1a26f04d376f757980e9f92e51">Sampler_TDL.AsyncTaps_preTDL</a></div><div class="ttdeci">in AsyncTaps_preTDLSTD_LOGIC_VECTOR(   NUM_TAP_PRE_TDL- 1 downto  0)  </div><div class="ttdoc">Asynchronous input Taps of the PRE_TDL.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:139</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a30119f974fefb047e4e03db6bfdd40c2"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a30119f974fefb047e4e03db6bfdd40c2">AXI4Stream_XUS_VirtualTDLWrapper.ValidNumberOfTdl</a></div><div class="ttdeci">in ValidNumberOfTdlSTD_LOGIC_VECTOR( 31 DOWNTO  0)  :=( others =&gt; '0')</div><div class="ttdoc">Valid chosen between the NUMBER_OF_TDL possible TDLs.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:186</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_abffd139ea89a5c44acc6a36c8c8a14fb"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#abffd139ea89a5c44acc6a36c8c8a14fb">Simulated_TappedDelayLine.NUM_TAP_TDL</a></div><div class="ttdeci">NUM_TAP_TDLPOSITIVE   range  4 TO  4096:= 16</div><div class="ttdoc">Bits of the TDL (number of buffers in the TDL)</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:99</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_abeca324ac52b2aed2974629d8f581cad"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#abeca324ac52b2aed2974629d8f581cad">AXI4Stream_XUS_VirtualTDLWrapper.SIM_VS_IMP</a></div><div class="ttdeci">SIM_VS_IMPSTRING  :=   &quot;IMP&quot;</div><div class="ttdoc">Simulation or Implementation.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:97</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a8d263b9f8772e6fd3bfa501dcdc9aa46"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8d263b9f8772e6fd3bfa501dcdc9aa46">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.VALID_NUMBER_OF_TDL_INIT</a></div><div class="ttdeci">INTEGER   range  0 TO  15:= 0 VALID_NUMBER_OF_TDL_INIT</div><div class="ttdoc">Initial number of TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:126</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_ac20a5049de4d013c8ca39fde4f5dd9ec"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#ac20a5049de4d013c8ca39fde4f5dd9ec">AXI4Stream_XUS_VirtualTDLWrapper.NUMBER_OF_TDL</a></div><div class="ttdeci">NUMBER_OF_TDLPOSITIVE   range  1 TO  16:= 1</div><div class="ttdoc">Number of TDL in parallel.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:110</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a19a7304d90b6168cb96d94f0aeb32449"><div class="ttname"><a href="class_local_package___t_d_l.html#a19a7304d90b6168cb96d94f0aeb32449">LocalPackage_TDL.TIME_ARRAY_TYPE</a></div><div class="ttdeci">( 0 TO    MAX_NUMBER_OF_TAP- 1) Time TIME_ARRAY_TYPE</div><div class="ttdoc">Type used to make more compact the definition of the delays introduced by the fictitious stage in cas...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:102</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a95b34e3ed6f0856f1624c5b145357ca1"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a95b34e3ed6f0856f1624c5b145357ca1">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_4</a></div><div class="ttdeci">OFFSET_TAP_TDL_4NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #5 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:176</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html_abd206003dbd8b39fafcb316dd6cf455a"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#abd206003dbd8b39fafcb316dd6cf455a">XUS_TappedDelayLine_CARRY8.Behavioral.BIT_CARRY_BLOCK</a></div><div class="ttdeci">POSITIVE  := 8 BIT_CARRY_BLOCK</div><div class="ttdoc">Bits inside the primitive (carry block)</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:129</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a6231b307b7958b6060563aa2a93d345a"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6231b307b7958b6060563aa2a93d345a">AXI4Stream_XUS_VirtualTDLWrapper.clk</a></div><div class="ttdeci">in clkSTD_LOGIC  </div><div class="ttdoc">TDC Sampling clock.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:155</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_a1d382a7964d39a72ea7f5a1de7c07ebc"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a1d382a7964d39a72ea7f5a1de7c07ebc">XUS_TappedDelayLine_CARRY8.CO_DELAY</a></div><div class="ttdeci">CO_DELAYTIME_ARRAY_TYPE  </div><div class="ttdoc">Delay for CO in Simulation.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:85</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a2ac9897da5b494d6b45e9debf671060f"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a2ac9897da5b494d6b45e9debf671060f">AXI4Stream_XUS_VirtualTDLWrapper.BIT_SMP_TDL</a></div><div class="ttdeci">BIT_SMP_TDLPOSITIVE   range  1 TO  4096:= 16</div><div class="ttdoc">Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each ...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:133</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a099d7649a33bb44048d09352dd453afc"><div class="ttname"><a href="class_local_package___t_d_l.html#a099d7649a33bb44048d09352dd453afc">LocalPackage_TDL.STD</a></div><div class="ttdeci">_library_ STDSTD</div><div class="ttdoc">Standard.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:40</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_a80ad79fcbc2377d71185d058ae327bc4"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a80ad79fcbc2377d71185d058ae327bc4">XUS_TappedDelayLine_CARRY8.AsyncInput</a></div><div class="ttdeci">in AsyncInputSTD_LOGIC  </div><div class="ttdoc">Asynchronous input data.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:97</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html_af34cbb4527913c61e3ae86ce8be59620"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#af34cbb4527913c61e3ae86ce8be59620">XUS_TappedDelayLine_CARRY8.Behavioral.NUM_CARRY_BLOCK_PRE_TDL</a></div><div class="ttdeci">INTEGER  :=   Compute_NumCarryBlock(   NUM_TAP_PRE_TDL,   BIT_CARRY_BLOCK) NUM_CARRY_BLOCK_PRE_TDL</div><div class="ttdoc">Number of carry blocks required to have NUM_TAP_PRE_TDL.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:140</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a2884d161c94539f0aaab5712d29a8f78"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a2884d161c94539f0aaab5712d29a8f78">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_15</a></div><div class="ttdeci">OFFSET_TAP_TDL_15NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #16 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:187</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_ac20a5049de4d013c8ca39fde4f5dd9ec"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#ac20a5049de4d013c8ca39fde4f5dd9ec">AXI4Stream_XUS_VirtualTDL.NUMBER_OF_TDL</a></div><div class="ttdeci">NUMBER_OF_TDLPOSITIVE   range  1 TO  16:= 1</div><div class="ttdoc">Number of TDL in parallel.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:150</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a210740d384506d9963d94fda43c110c7"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a210740d384506d9963d94fda43c110c7">AXI4Stream_XUS_VirtualTDLWrapper.STEP_VALID_TAP_POS</a></div><div class="ttdeci">STEP_VALID_TAP_POSPOSITIVE  := 3</div><div class="ttdoc">Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPosition.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:122</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html">AXI4Stream_XUS_VirtualTDL</a></div><div class="ttdoc">The entity of this module can be described by the following images:</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:103</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html"><div class="ttname"><a href="class_sampler___t_d_l.html">Sampler_TDL</a></div><div class="ttdoc">Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:88</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae4f03c286607f3181e16b9aa12d0c6d4">XUS_TappedDelayLine_CARRY8.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE library.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:32</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a6621924d5d8412713fe5afe373cd9781"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a6621924d5d8412713fe5afe373cd9781">AXI4Stream_XUS_VirtualTDLWrapper.FILE_PATH_NAME_O_DELAY</a></div><div class="ttdeci">FILE_PATH_NAME_O_DELAYSTRING  :=   &quot;/home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt&quot;</div><div class="ttdoc">Path of the .txt file that contains the O delays for Simulation.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:106</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_aaa9b9bd6ce1ec9b4e8b677bcda8cff0e"><div class="ttname"><a href="class_sampler___t_d_l.html#aaa9b9bd6ce1ec9b4e8b677bcda8cff0e">Sampler_TDL.MAX_VALID_TAP_POS</a></div><div class="ttdeci">MAX_VALID_TAP_POSNATURAL  := 7</div><div class="ttdoc">Maximal position inside SampledTaps used by ValidPositionTap to extract the valid (MAX = HIGH that is...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:106</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_ae6baabaaadca3096144cc6db701a5613"><div class="ttname"><a href="class_sampler___t_d_l.html#ae6baabaaadca3096144cc6db701a5613">Sampler_TDL.BIT_SMP_PRE_TDL</a></div><div class="ttdeci">BIT_SMP_PRE_TDLINTEGER   range  0 TO  256:= 256</div><div class="ttdoc">Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL,...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:125</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a36d890ea44b2c102f43a7ce375fb3a17"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a36d890ea44b2c102f43a7ce375fb3a17">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.TYPE_TDL_ARRAY</a></div><div class="ttdeci">CO_VS_O_ARRAY_STRING  :=( others =&gt;   &quot;C&quot;) TYPE_TDL_ARRAY</div><div class="ttdoc">CO vs O Sampling.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:85</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_ae655bbe21ad143806bcf6970c6493435"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ae655bbe21ad143806bcf6970c6493435">XUS_TappedDelayLine_CARRY8.CO_Taps_TDL</a></div><div class="ttdeci">out CO_Taps_TDLSTD_LOGIC_VECTOR(   NUM_TAP_TDL- 1 downto  0)  </div><div class="ttdoc">CO Taps in output, AsyncInput delayed not inverted.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:101</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a4e9afbe29d7a4e63c718e668a4a4762d"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a4e9afbe29d7a4e63c718e668a4a4762d">AXI4Stream_XUS_VirtualTDL.BIT_SMP_TDL</a></div><div class="ttdeci">BIT_SMP_TDLPOSITIVE   range  1 TO  4096:= 256</div><div class="ttdoc">Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each ...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:189</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a0193f80118a7b5c44ceded3fae3f9e87"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a0193f80118a7b5c44ceded3fae3f9e87">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_12</a></div><div class="ttdeci">OFFSET_TAP_TDL_12NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #13 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:184</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_ab6e19ddcafe07c3647d6c2eca988b4cb"><div class="ttname"><a href="class_sampler___t_d_l.html#ab6e19ddcafe07c3647d6c2eca988b4cb">Sampler_TDL.BUFFERING_STAGE</a></div><div class="ttdeci">BUFFERING_STAGEBOOLEAN  :=   TRUE</div><div class="ttdoc">Buffering stage for the valid synch, it allows us to align the data and the corresponding valid to th...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:100</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_abffd139ea89a5c44acc6a36c8c8a14fb"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#abffd139ea89a5c44acc6a36c8c8a14fb">XUS_TappedDelayLine_CARRY8.NUM_TAP_TDL</a></div><div class="ttdeci">NUM_TAP_TDLPOSITIVE   range  4 TO  4096:= 16</div><div class="ttdoc">Bits of the TDL (number of buffers in the TDL)</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:90</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a8165c223849a874d0715891861d05176"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a8165c223849a874d0715891861d05176">AXI4Stream_XUS_VirtualTDL.m00_axis_undeco_tdata</a></div><div class="ttdeci">out m00_axis_undeco_tdataSTD_LOGIC_VECTOR((((   NUMBER_OF_TDL*   BIT_SMP_TDL- 1)/ 8+ 1)* 8)- 1 DOWNTO  0)  </div><div class="ttdoc">Data Uncalibrated Virtual TDL, with a length that is a multiple of 8.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:222</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a8531634a51e59b9896ab2e4e67398c88"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8531634a51e59b9896ab2e4e67398c88">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.FILE_PATH_NAME_O_DELAY</a></div><div class="ttdeci">STRING  :=   &quot;/home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt&quot; FILE_PATH_NAME_O_DELAY</div><div class="ttdoc">Path of the .txt file that contains the O delays for Simulation.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:102</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a4b477e8f83ecf57e4f800856fc1bba5b"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a4b477e8f83ecf57e4f800856fc1bba5b">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.TDL_ARRAY_TYPE</a></div><div class="ttdeci">( 0 to    NUMBER_OF_TDL- 1) STD_LOGIC_VECTOR(   NUM_TAP_TDL- 1 downto  0) TDL_ARRAY_TYPE</div><div class="ttdoc">Array of the CO and O Taps TDL, used to contain all the Taps of all the TDLs.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:239</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html">XUS_TappedDelayLine_CARRY8.Behavioral</a></div><div class="ttdoc">In order to build the chain of buffers , the module first computes (both for the PRE_TDL and the TDL)...</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:123</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a96bbe257a05b175450b9e8a7c00781c1"><div class="ttname"><a href="class_local_package___t_d_l.html#a96bbe257a05b175450b9e8a7c00781c1">LocalPackage_TDL.XUS_Choose_AsyncTaps_TDL</a></div><div class="ttdeci">XUS_Choose_AsyncTaps_TDLtype_tdl,CO_Taps,O_Taps,AsyncTaps_TDL,</div><div class="ttdoc">This procedure is used in the AXI4Stream_XUS_VirtualTDLWrapper module in order to select the CO outpu...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:239</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a6231b307b7958b6060563aa2a93d345a"><div class="ttname"><a href="class_sampler___t_d_l.html#a6231b307b7958b6060563aa2a93d345a">Sampler_TDL.clk</a></div><div class="ttdeci">in clkSTD_LOGIC  </div><div class="ttdoc">TDC Sampling clock.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:133</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a1a724b8c788ccab4c60801b971bfafc0"><div class="ttname"><a href="class_local_package___t_d_l.html#a1a724b8c788ccab4c60801b971bfafc0">LocalPackage_TDL.MAX_NUMBER_OF_TAP</a></div><div class="ttdeci">INTEGER  := 4096+ 256 MAX_NUMBER_OF_TAP</div><div class="ttdoc">Max number of TAPs allowed.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:78</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a85df71c05dd75b7e8b014009cdc214ef"><div class="ttname"><a href="class_local_package___t_d_l.html#a85df71c05dd75b7e8b014009cdc214ef">LocalPackage_TDL.MAX_NUMBER_OF_TDL</a></div><div class="ttdeci">INTEGER  := 16 MAX_NUMBER_OF_TDL</div><div class="ttdoc">Max number of TDLs allowed.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:81</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_a9f49de6f5eed5b4488cba6c9cdd1c215"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a9f49de6f5eed5b4488cba6c9cdd1c215">XUS_TappedDelayLine_CARRY8.work</a></div><div class="ttdeci">_library_ workwork</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:65</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a2f55c019b403c03f35b94f293daf15fd"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2f55c019b403c03f35b94f293daf15fd">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.O_Taps_preTDL</a></div><div class="ttdeci">PRE_TDL_ARRAY_TYPE O_Taps_preTDL</div><div class="ttdoc">NUMBER_OF_TDL of O Taps PRE-TDL in output, selectable as AsyncInput delayed and inverted.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:425</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_a36aef79a4408f0ea320c2e0eb3468e4d"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#a36aef79a4408f0ea320c2e0eb3468e4d">XUS_TappedDelayLine_CARRY8.O_Taps_preTDL</a></div><div class="ttdeci">out O_Taps_preTDLSTD_LOGIC_VECTOR(   NUM_TAP_PRE_TDL- 1 downto  0)  </div><div class="ttdoc">O Taps in output of the PRE-TDL, AsyncInput delayed and inverted.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:110</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_ae8e84a482e0a9a21a09d15a2af2a4586"><div class="ttname"><a href="class_local_package___t_d_l.html#ae8e84a482e0a9a21a09d15a2af2a4586">LocalPackage_TDL.OFFSET_TAP_TDL_ARRAY_TYPE</a></div><div class="ttdeci">( 0 TO    MAX_NUMBER_OF_TDL- 1) NATURAL   range  0 TO  2047 OFFSET_TAP_TDL_ARRAY_TYPE</div><div class="ttdoc">Type used to make more compact the definition of the offsets of each one of the TDLs in parallel.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:95</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_af235296ec8448f18dba63c8ee8682ddf"><div class="ttname"><a href="class_sampler___t_d_l.html#af235296ec8448f18dba63c8ee8682ddf">Sampler_TDL.TYPE_TDL</a></div><div class="ttdeci">TYPE_TDLSTRING  :=   &quot;C&quot;</div><div class="ttdoc">CO vs O Sampling.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:92</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a80ad79fcbc2377d71185d058ae327bc4"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a80ad79fcbc2377d71185d058ae327bc4">AXI4Stream_XUS_VirtualTDLWrapper.AsyncInput</a></div><div class="ttdeci">in AsyncInputSTD_LOGIC  </div><div class="ttdoc">Asynchronous input data.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:162</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_af7309348f7a4f430c5bb267acadf6e51"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af7309348f7a4f430c5bb267acadf6e51">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.BIT_SMP_PRE_TDL</a></div><div class="ttdeci">INTEGER   range  0 TO  256:= 8 BIT_SMP_PRE_TDL</div><div class="ttdoc">Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL,...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:135</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_a05818f2c311c2993c2a34552a0558014"><div class="ttname"><a href="class_local_package___t_d_l.html#a05818f2c311c2993c2a34552a0558014">LocalPackage_TDL.CO_VS_O_ARRAY_STRING</a></div><div class="ttdeci">( 0 TO    MAX_NUMBER_OF_TDL- 1) CO_VS_O_STRING CO_VS_O_ARRAY_STRING</div><div class="ttdoc">Type used to make more compact the definition of the kind of output (CO or O) of each one of the TDLs...</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:92</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral_html_ae9a763b6ebae8cb4e008542e5d07217e"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8_1_1_behavioral.html#ae9a763b6ebae8cb4e008542e5d07217e">XUS_TappedDelayLine_CARRY8.Behavioral.NUM_CARRY_BLOCK_TDL</a></div><div class="ttdeci">POSITIVE  :=   Compute_NumCarryBlock(   NUM_TAP_TDL,   BIT_CARRY_BLOCK) NUM_CARRY_BLOCK_TDL</div><div class="ttdoc">Number of carry blocks required to have NUM_TAP_TDL.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:132</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_1_1_behavioral_html_a1a04010924a3bdc8708f1813ddeb0cad"><div class="ttname"><a href="class_sampler___t_d_l_1_1_behavioral.html#a1a04010924a3bdc8708f1813ddeb0cad">Sampler_TDL.Behavioral.Valid_SampledTaps</a></div><div class="ttdeci">STD_LOGIC  := '0' Valid_SampledTaps</div><div class="ttdoc">Overall valid.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:226</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aef369d1571c0eb94629961778dcfb89c"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aef369d1571c0eb94629961778dcfb89c">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.NUM_TAP_TDL</a></div><div class="ttdeci">POSITIVE   range  4 TO  4096:= 16 NUM_TAP_TDL</div><div class="ttdoc">Bits of Tapped Delay-Line (number of buffers in the TDL)</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:109</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a97f792dfc641810a876fca0c2072241b"><div class="ttname"><a href="class_sampler___t_d_l.html#a97f792dfc641810a876fca0c2072241b">Sampler_TDL.AsyncTaps_TDL</a></div><div class="ttdeci">in AsyncTaps_TDLSTD_LOGIC_VECTOR(   NUM_TAP_TDL- 1 downto  0)  </div><div class="ttdoc">Asynchronous input Taps of the TDL.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:138</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a089ca27d515831f15c5c480d68dc4fc8"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a089ca27d515831f15c5c480d68dc4fc8">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.VALID_POSITION_TAP_INIT</a></div><div class="ttdeci">INTEGER   range  0 TO  4096:= 1 VALID_POSITION_TAP_INIT</div><div class="ttdoc">Initial position along the TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:125</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral_html_aea4de0848197f13bb0b966423bf4bdc3"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_1_1_behavioral.html#aea4de0848197f13bb0b966423bf4bdc3">AXI4Stream_XUS_VirtualTDL.Behavioral.OFFSET_TAP_TDL_ARRAY</a></div><div class="ttdeci">OFFSET_TAP_TDL_ARRAY_TYPE  :=(   OFFSET_TAP_TDL_0,   OFFSET_TAP_TDL_1,   OFFSET_TAP_TDL_2,   OFFSET_TAP_TDL_3,   OFFSET_TAP_TDL_4,   OFFSET_TAP_TDL_5,   OFFSET_TAP_TDL_6,   OFFSET_TAP_TDL_7,   OFFSET_TAP_TDL_8,   OFFSET_TAP_TDL_9,   OFFSET_TAP_TDL_10,   OFFSET_TAP_TDL_12,   OFFSET_TAP_TDL_11,   OFFSET_TAP_TDL_13,   OFFSET_TAP_TDL_14,   OFFSET_TAP_TDL_15) OFFSET_TAP_TDL_ARRAY</div><div class="ttdoc">Initialization of the offset of each TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:283</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a099d7649a33bb44048d09352dd453afc"><div class="ttname"><a href="class_sampler___t_d_l.html#a099d7649a33bb44048d09352dd453afc">Sampler_TDL.STD</a></div><div class="ttdeci">_library_ STDSTD</div><div class="ttdoc">Standard.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:41</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_a18c4f8e240c3fbad2b3459adce1552b4"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#a18c4f8e240c3fbad2b3459adce1552b4">AXI4Stream_XUS_VirtualTDLWrapper.OFFSET_TAP_TDL_ARRAY</a></div><div class="ttdeci">OFFSET_TAP_TDL_ARRAYOFFSET_TAP_TDL_ARRAY_TYPE  :=( 1, others =&gt; 0)</div><div class="ttdoc">The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:132</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_addbfeeda3d67dc971b14947ffa288016"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#addbfeeda3d67dc971b14947ffa288016">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.CO_DELAY_MATRIX</a></div><div class="ttdeci">TIME_MATRIX_TYPE  :=   CO_O_ExtractDelayFromFile(   SIM_VS_IMP,   FILE_PATH_NAME_CO_DELAY,   NUM_TAP_TDL+   NUM_TAP_PRE_TDL,   NUMBER_OF_TDL) CO_DELAY_MATRIX</div><div class="ttdoc">CO Delays for simulated TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:209</div></div>
<div class="ttc" id="aclass_x_u_s___tapped_delay_line___c_a_r_r_y8_html_ad152055bc5a0e13245eb05575190fdd0"><div class="ttname"><a href="class_x_u_s___tapped_delay_line___c_a_r_r_y8.html#ad152055bc5a0e13245eb05575190fdd0">XUS_TappedDelayLine_CARRY8.O_DELAY</a></div><div class="ttdeci">O_DELAYTIME_ARRAY_TYPE  </div><div class="ttdoc">Delay for O in Simulation.</div><div class="ttdef"><b>Definition:</b> XUS_TappedDelayLine_CARRY8.vhd:86</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a2ac9897da5b494d6b45e9debf671060f"><div class="ttname"><a href="class_sampler___t_d_l.html#a2ac9897da5b494d6b45e9debf671060f">Sampler_TDL.BIT_SMP_TDL</a></div><div class="ttdeci">BIT_SMP_TDLPOSITIVE   range  1 TO  4096:= 16</div><div class="ttdoc">Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each ...</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:117</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_aa505a47ee0405d658697dcfedae897aa"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#aa505a47ee0405d658697dcfedae897aa">AXI4Stream_XUS_VirtualTDL.FILE_PATH_NAME_CO_DELAY</a></div><div class="ttdeci">FILE_PATH_NAME_CO_DELAYSTRING  :=   &quot;/home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt&quot;</div><div class="ttdoc">Path of the .txt file that contains the CO delays for Simulation.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:142</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a3ba7d4673ce63997c41d9b5d2e852977"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a3ba7d4673ce63997c41d9b5d2e852977">AXI4Stream_XUS_VirtualTDL.VALID_NUMBER_OF_TDL_INIT</a></div><div class="ttdeci">VALID_NUMBER_OF_TDL_INITINTEGER   range  0 TO  15:= 0</div><div class="ttdoc">Initial number of TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:168</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a9f49de6f5eed5b4488cba6c9cdd1c215"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a9f49de6f5eed5b4488cba6c9cdd1c215">AXI4Stream_XUS_VirtualTDL.work</a></div><div class="ttdeci">_library_ workwork</div><div class="ttdoc">Project defined libary.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:61</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_aea5163f078d6c6e8f2bf5a6e9d5b4af2"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aea5163f078d6c6e8f2bf5a6e9d5b4af2">AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.O_DELAY_MATRIX</a></div><div class="ttdeci">TIME_MATRIX_TYPE  :=   CO_O_ExtractDelayFromFile(   SIM_VS_IMP,   FILE_PATH_NAME_O_DELAY,   NUM_TAP_TDL+   NUM_TAP_PRE_TDL,   NUMBER_OF_TDL) O_DELAY_MATRIX</div><div class="ttdoc">O Delays for simulated TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:219</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a829fe949b0e5f2322123cfb44cda7572"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a829fe949b0e5f2322123cfb44cda7572">AXI4Stream_XUS_VirtualTDL.m00_axis_undeco_tvalid</a></div><div class="ttdeci">out m00_axis_undeco_tvalidSTD_LOGIC  </div><div class="ttdoc">Valid Uncalibrated Virtual TDL.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:221</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_adc3607da4c8c7ae323fe341ee55219ed"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#adc3607da4c8c7ae323fe341ee55219ed">AXI4Stream_XUS_VirtualTDL.MAX_VALID_TAP_POS</a></div><div class="ttdeci">MAX_VALID_TAP_POSNATURAL  := 255</div><div class="ttdoc">Maximal position inside SampledTaps used by ValidPositionTap to extract the valid (MAX = HIGH that is...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:163</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a680f1f28fa94f8b74139bfb11fc49c2e"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a680f1f28fa94f8b74139bfb11fc49c2e">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.ASYNCINPUT_PERIOD</a></div><div class="ttdeci">time  :=  12 ns ASYNCINPUT_PERIOD</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:81</div></div>
<div class="ttc" id="aclass_simulated___tapped_delay_line_html_a099d7649a33bb44048d09352dd453afc"><div class="ttname"><a href="class_simulated___tapped_delay_line.html#a099d7649a33bb44048d09352dd453afc">Simulated_TappedDelayLine.STD</a></div><div class="ttdeci">_library_ STDSTD</div><div class="ttdef"><b>Definition:</b> Simulated_TappedDelayLine.vhd:43</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_html_aeed55dd30918007dc135630b055bbd3a"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html#aeed55dd30918007dc135630b055bbd3a">AXI4Stream_XUS_VirtualTDLWrapper.VALID_POSITION_TAP_INIT</a></div><div class="ttdeci">VALID_POSITION_TAP_INITINTEGER   range  0 TO  4095:= 2</div><div class="ttdoc">Initial position along the TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDLWrapper.vhd:127</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_aeed55dd30918007dc135630b055bbd3a"><div class="ttname"><a href="class_sampler___t_d_l.html#aeed55dd30918007dc135630b055bbd3a">Sampler_TDL.VALID_POSITION_TAP_INIT</a></div><div class="ttdeci">VALID_POSITION_TAP_INITINTEGER   range  0 TO  4095:= 2</div><div class="ttdoc">Initial position along the TDL from which we want to extract the valid in case of DEBUG_MODE= FALSE.</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:110</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___x_u_s___virtual_t_d_l_html_a71d6e100529a1e6bfdeb3a01125a364a"><div class="ttname"><a href="class_a_x_i4_stream___x_u_s___virtual_t_d_l.html#a71d6e100529a1e6bfdeb3a01125a364a">AXI4Stream_XUS_VirtualTDL.OFFSET_TAP_TDL_3</a></div><div class="ttdeci">OFFSET_TAP_TDL_3NATURAL   range  0 TO  2047:= 0</div><div class="ttdoc">The TDL #4 is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_S...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_XUS_VirtualTDL.vhd:175</div></div>
<div class="ttc" id="aclass_sampler___t_d_l_html_a102a2f146afcdd187cde02b2c746fadf"><div class="ttname"><a href="class_sampler___t_d_l.html#a102a2f146afcdd187cde02b2c746fadf">Sampler_TDL.NUM_TAP_PRE_TDL</a></div><div class="ttdeci">NUM_TAP_PRE_TDLINTEGER   range  0 TO  256:= 256</div><div class="ttdoc">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)</div><div class="ttdef"><b>Definition:</b> Sampler_TDL.vhd:121</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral_html_a2d40cd0e07298b9b08f566a52b2201be"><div class="ttname"><a href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2d40cd0e07298b9b08f566a52b2201be">tb_AXI4Stream_XUS_VirtualTDLWrapper.Behavioral.MAX_VALID_TAP_POS</a></div><div class="ttdeci">NATURAL  := 15 MAX_VALID_TAP_POS</div><div class="ttdoc">Maximal position inside SampledTaps used by ValidPositionTap to extract the valid (MAX = HIGH that is...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd:121</div></div>
<div class="ttc" id="aclass_local_package___t_d_l_html_aae5d0ee0e5bfeb1b58b679079ce7ddfa"><div class="ttname"><a href="class_local_package___t_d_l.html#aae5d0ee0e5bfeb1b58b679079ce7ddfa">LocalPackage_TDL.CO_VS_O_STRING</a></div><div class="ttdeci">string( 1 TO  1) CO_VS_O_STRING</div><div class="ttdoc">Type of TDL in CARRY8 for Xilinx UltraScale.</div><div class="ttdef"><b>Definition:</b> LocalPackage_TDL.vhd:89</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
