#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Mar 29 18:17:47 2017
# Process ID: 4508
# Log file: E:/study/FPGA/test2/planAhead_run_1/planAhead.log
# Journal file: E:/study/FPGA/test2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/study/FPGA/test2/pa.fromNetlist.tcl
startgroup
set_property package_pin N3 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {c[0]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {c[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {c[2]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {c[3]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {c[4]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {c[5]}]
endgroup
startgroup
set_property package_pin N13 [get_ports {c[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {c[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {c[4]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {c[5]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {c[6]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {d[0]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {d[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {d[0]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {d[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {d[2]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {d[3]}]
endgroup
save_design
