
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075301637                       # Number of ticks simulated
final_tick                               400277443065                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204605                       # Simulator instruction rate (inst/s)
host_op_rate                                   274216                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  38456                       # Simulator tick rate (ticks/s)
host_mem_usage                               67350696                       # Number of bytes of host memory used
host_seconds                                 27962.16                       # Real time elapsed on the host
sim_insts                                  5721187627                       # Number of instructions simulated
sim_ops                                    7667673444                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        35968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        18176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        18304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        11520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        18560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        11520                       # Number of bytes read from this memory
system.physmem.bytes_read::total               168960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        55168                       # Number of bytes written to this memory
system.physmem.bytes_written::total             55168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          281                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          143                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           90                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          145                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           90                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1320                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             431                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  431                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2737836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14998582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3333018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33449219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3094946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16903164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3094946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17022200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2856873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15236655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1309400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10713273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3094946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17260273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1309400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10713273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157128004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2737836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3333018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3094946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3094946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2856873                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1309400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3094946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1309400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20831364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51304674                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51304674                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51304674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2737836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14998582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3333018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33449219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3094946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16903164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3094946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17022200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2856873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15236655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1309400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10713273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3094946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17260273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1309400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10713273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              208432678                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          209689                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171756                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22405                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86155                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79723                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2010259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1197536                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             209689                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       100952                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64113                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         59102                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125395                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2372760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.973543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2110700     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27883      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32916      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17712      0.75%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           19651      0.83%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11718      0.49%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7612      0.32%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20365      0.86%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124203      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2372760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081317                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464402                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1992771                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        77244                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259384                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2417                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         40940                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33995                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          399                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1460715                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2174                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         40940                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1996657                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          16047                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        51417                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           257931                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9764                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1458293                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2027                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2029289                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6788095                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6788095                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          326183                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          386                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          219                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            28104                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       139720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75238                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1951                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15607                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1454199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1366345                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1759                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       197557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       459494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2372760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1797559     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231038      9.74%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124628      5.25%     90.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85903      3.62%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75167      3.17%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38192      1.61%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9716      0.41%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6038      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4519      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2372760                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            343     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1249     42.53%     54.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1345     45.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144401     83.76%     83.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21254      1.56%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126040      9.22%     94.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74484      5.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1366345                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.529866                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2937                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002150                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5110145                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1652185                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1341582                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1369282                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3541                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        26839                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2172                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         40940                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11139                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1216                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1454595                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       139720                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75238                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          220                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25313                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1344314                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118285                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        22030                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              192715                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187530                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521322                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1341669                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1341582                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798569                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2091416                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520263                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381832                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       227711                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22346                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2331820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526151                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1830617     78.51%     78.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232577      9.97%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97356      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58314      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40276      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26448      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13853      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10836      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21543      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2331820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21543                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3764864                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2950161                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 205902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578657                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578657                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387799                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387799                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6062960                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1864536                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1362287                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          201412                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       181454                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12478                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        91069                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69991                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10860                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          575                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2116879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1266102                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             201412                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80851                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               249318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          39636                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53140                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           123316                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2446186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.940566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2196868     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8666      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18110      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7379      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           40798      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36642      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6921      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14770      0.60%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          116032      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2446186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078107                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490992                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2104329                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        66150                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           248222                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          857                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         26624                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17723                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1483210                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1378                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         26624                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2107203                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          44185                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14304                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           246276                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7590                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1480956                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2985                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           78                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1744498                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6969369                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6969369                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1507847                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          236631                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20997                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       348089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       174736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1648                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8672                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1475739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1407590                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1103                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       136784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       330248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2446186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575422                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.372547                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1945667     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       150026      6.13%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123368      5.04%     90.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52956      2.16%     92.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67337      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        65049      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        36957      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2983      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1843      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2446186                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3439     10.77%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         27640     86.60%     97.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          839      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       884080     62.81%     62.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12151      0.86%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       337280     23.96%     87.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       173996     12.36%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1407590                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.545861                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31918                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5294383                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1612773                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1393372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1439508                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2615                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        17551                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2008                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         26624                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          40139                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1787                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1475937                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       348089                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       174736                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        14234                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1396292                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       335888                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              509818                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182492                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            173930                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.541479                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1393516                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1393372                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           753250                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1483823                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.540347                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507641                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1121490                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1317326                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       158695                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2419562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367197                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1941598     80.25%     80.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       174666      7.22%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81747      3.38%     90.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        80882      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21719      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        94177      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7154      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5117      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12502      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2419562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1121490                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1317326                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                503261                       # Number of memory references committed
system.switch_cpus1.commit.loads               330536                       # Number of loads committed
system.switch_cpus1.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173872                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1171216                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12625                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12502                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3883068                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2978698                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47956                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 132476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1121490                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1317326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1121490                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.299318                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.299318                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.434912                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.434912                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6899558                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1620954                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1760549                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195328                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       175422                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        17109                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       132267                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          128503                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10672                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          526                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2070782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1112151                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195328                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       139175                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56903                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         28386                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126618                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2385940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2138861     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           38456      1.61%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18327      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37981      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10706      0.45%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35537      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5080      0.21%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8433      0.35%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           92559      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2385940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075748                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.431290                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2024345                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        75602                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           246403                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          274                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39313                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17323                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1234792                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39313                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2029732                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          48288                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        12774                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           242069                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13761                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1232060                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           970                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        12043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1606142                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5569126                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5569126                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1265208                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          340914                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            26677                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       231100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        33358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          333                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7412                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1223769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1133144                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1113                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       246022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       521091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2385940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.474926                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.084896                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1888739     79.16%     79.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       154006      6.45%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       168908      7.08%     92.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        98498      4.13%     96.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        48628      2.04%     98.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        12628      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13873      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          342      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          318      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2385940                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1893     57.75%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           769     23.46%     81.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          616     18.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       883172     77.94%     77.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8183      0.72%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       208875     18.43%     97.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32840      2.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1133144                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.439431                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3278                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002893                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4656619                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1469975                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1101755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1136422                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          914                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        51060                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1371                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39313                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25891                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1789                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1223938                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       231100                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        33358                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10589                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        17985                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1117967                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       205748                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        15177                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              238565                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          170412                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             32817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.433545                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1102188                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1101755                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           669117                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1424324                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.427258                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.469779                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       873645                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       975481                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       248494                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16816                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2346627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.415695                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.287324                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1987656     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       138176      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91520      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        28018      1.19%     95.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        49228      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8808      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5782      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4945      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        32494      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2346627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       873645                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        975481                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                212022                       # Number of memory references committed
system.switch_cpus2.commit.loads               180035                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            150539                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           849770                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        32494                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3538095                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2487310                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 192722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             873645                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               975481                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       873645                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.951613                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.951613                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338798                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338798                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5207128                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1428561                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1321775                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          195233                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175491                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17032                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132348                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128638                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10620                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          521                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2071896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1112466                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             195233                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139258                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               247132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56730                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         28022                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126612                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16493                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2386646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2139514     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38571      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18252      0.76%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37987      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10674      0.45%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35501      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5104      0.21%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8490      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92553      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2386646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075711                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431412                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2028593                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72103                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246458                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          273                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39216                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17210                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1234991                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39216                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2033660                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          45401                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12985                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           242327                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13054                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1232348                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           950                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        11328                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1606235                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5570265                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5570265                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1265548                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          340671                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25562                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       231306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          327                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7424                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1223848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1133290                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1074                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       245873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       520593                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2386646                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.474846                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.084545                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1889491     79.17%     79.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       153437      6.43%     85.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       169563      7.10%     92.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98432      4.12%     96.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48624      2.04%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12615      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13835      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          342      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          307      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2386646                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1865     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           773     23.77%     81.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          614     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       883190     77.93%     77.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8198      0.72%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       209010     18.44%     97.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32818      2.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1133290                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.439488                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3252                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4657552                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1469906                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1101935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1136542                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          909                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        51183                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39216                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24691                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1663                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1224017                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       231306                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33281                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17941                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1118040                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205796                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15250                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238591                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170267                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32795                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.433574                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1102314                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1101935                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           669313                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1424293                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.427328                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469926                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       873932                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       975768                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       248296                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16739                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2347430                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.415675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.287233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1988331     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138215      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91538      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28113      1.20%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49210      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8786      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5788      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4952      0.21%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32497      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2347430                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       873932                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        975768                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                212107                       # Number of memory references committed
system.switch_cpus3.commit.loads               180120                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150584                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           850012                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32497                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3538984                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2487389                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 192016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             873932                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               975768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       873932                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.950644                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.950644                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.338909                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.338909                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5207911                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1428566                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1322220                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          210367                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       172213                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22234                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86513                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           79893                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21262                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1030                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2010457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1201992                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             210367                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       101155                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               262724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64060                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         59008                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           125353                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21934                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2373648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.620006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.977101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2110924     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           27885      1.17%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           32612      1.37%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17779      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19784      0.83%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11778      0.50%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7540      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20804      0.88%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          124542      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2373648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081580                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466130                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1993277                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76834                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           260231                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2244                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41058                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34226                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          401                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1466574                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2187                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41058                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1997069                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15846                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        51504                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           258717                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         9450                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1464240                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1921                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4684                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2036910                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6816189                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6816189                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1707422                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          329480                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          387                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          220                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            27442                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140437                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        75664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1824                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15848                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1460144                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1370540                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1935                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       200599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       468977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2373648                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577398                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268445                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1797218     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       230999      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       124939      5.26%     90.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86393      3.64%     94.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        75316      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        38554      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9655      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6072      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4502      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2373648                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            346     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1310     43.61%     55.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1348     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1147549     83.73%     83.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21394      1.56%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126587      9.24%     94.54% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74844      5.46%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1370540                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.531493                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3004                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002192                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5119663                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1661176                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1345955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1373544                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3505                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27282                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2441                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41058                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          11078                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1217                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1460540                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140437                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        75664                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          221                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25109                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1348922                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       118886                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        21614                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              193680                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          188137                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74794                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.523109                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1346052                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1345955                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           801203                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2098462                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.521959                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381805                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1002482                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1229946                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       230601                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22169                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2332590                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527288                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.345676                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1830014     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       233182     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97669      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        58830      2.52%     95.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        40076      1.72%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26435      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13860      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10895      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        21629      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2332590                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1002482                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1229946                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                186375                       # Number of memory references committed
system.switch_cpus4.commit.loads               113155                       # Number of loads committed
system.switch_cpus4.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            176009                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1108845                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25016                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        21629                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3771495                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2962168                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 205014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1002482                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1229946                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1002482                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.572278                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.572278                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.388761                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.388761                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6083063                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1870226                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1367399                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          233977                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       195024                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22966                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        89397                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           83741                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24728                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2027101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1282453                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             233977                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       108469                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               266487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64933                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         63527                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           127560                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21891                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2398902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.657579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.036111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2132415     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           16207      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20065      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           32642      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13398      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           17820      0.74%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           20316      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9696      0.40%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          136343      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2398902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090736                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497333                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2015216                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        76780                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           265136                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41604                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        35294                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1567145                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41604                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2017701                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           6235                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        64447                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           262781                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6127                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1556740                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2174786                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7234251                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7234251                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1784141                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          390642                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22103                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       146984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        75096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17147                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1517752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1444698                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       206028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       432976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2398902                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.602233                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.325060                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1788325     74.55%     74.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       277337     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       114102      4.76%     90.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        64123      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        86099      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        27333      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        26488      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13961      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2398902                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9963     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1376     10.89%     89.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1217740     84.29%     84.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        19553      1.35%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       132448      9.17%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74780      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1444698                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560251                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12637                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5302665                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1724151                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1404423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1457335                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31055                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1379                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41604                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4745                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1518117                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       146984                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        75096                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        26320                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1417554                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       129794                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        27144                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              204553                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          199763                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74759                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549725                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1404438                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1404423                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           841361                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2260958                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544632                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372126                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1037740                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1278827                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       239298                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22992                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2357298                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542497                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.361538                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1815158     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       275260     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        99907      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        49483      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        45037      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19145      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19008      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9017      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        25283      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2357298                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1037740                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1278827                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                189646                       # Number of memory references committed
system.switch_cpus5.commit.loads               115929                       # Number of loads committed
system.switch_cpus5.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            185298                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1151447                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        26421                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        25283                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3850140                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3077855                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 179760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1037740                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1278827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1037740                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.484883                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.484883                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.402434                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.402434                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6375499                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1964967                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1446807                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          195168                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       175418                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        17020                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       132478                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          128612                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10635                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          518                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2070093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1111707                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             195168                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       139247                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          56665                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         28377                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           126501                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        16482                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2385026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.519541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2138015     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           38445      1.61%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18311      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           37966      1.59%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           10734      0.45%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           35501      1.49%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5124      0.21%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8472      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           92458      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2385026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075686                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.431118                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2023768                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        75479                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246340                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          271                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39165                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17211                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1234411                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39165                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2029154                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          47917                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        13038                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242043                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13706                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1231769                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           919                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        12042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1605836                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5567745                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5567745                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1265499                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          340301                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            26397                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       231019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        33310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          323                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         7429                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1223226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1132594                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1111                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       245315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       520694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2385026                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.474877                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.084591                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1887940     79.16%     79.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       153912      6.45%     85.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       169022      7.09%     92.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        98594      4.13%     96.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        48423      2.03%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        12618      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        13858      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          346      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          313      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2385026                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1899     57.84%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           768     23.39%     81.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          616     18.76%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       882670     77.93%     77.93% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         8191      0.72%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       208846     18.44%     97.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        32813      2.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1132594                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.439218                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3283                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002899                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4654606                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1468724                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1101247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1135877                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          877                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        50903                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1323                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39165                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          25541                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1793                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1223395                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       231019                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        33310                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        17964                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1117337                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       205653                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        15255                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              238443                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          170165                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             32790                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.433301                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1101639                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1101247                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           668860                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1423267                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.427061                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.469947                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       873891                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       975727                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       247688                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        16727                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2345861                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.415936                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.287525                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1986695     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       138289      5.90%     90.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91628      3.91%     94.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        27982      1.19%     95.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        49260      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         8791      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5765      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4957      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        32494      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2345861                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       873891                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        975727                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212095                       # Number of memory references committed
system.switch_cpus6.commit.loads               180108                       # Number of loads committed
system.switch_cpus6.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            150578                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           849977                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        32494                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3536769                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2486051                       # The number of ROB writes
system.switch_cpus6.timesIdled                  47510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 193636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             873891                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               975727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       873891                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.950782                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.950782                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.338893                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.338893                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5204556                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1427871                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1321333                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578662                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          234075                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       195109                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22973                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89429                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83770                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24741                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2027873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1283005                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             234075                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       108511                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               266600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          64952                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         62476                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           127608                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2398748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.657907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.036575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2132148     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16212      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20076      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           32657      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13401      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           17824      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           20323      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9701      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          136406      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2398748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090774                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.497547                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2015997                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        75720                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           265249                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41616                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35307                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1567826                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41616                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2018484                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6192                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        63425                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           262891                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6133                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1557420                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents           823                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4202                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2175768                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7237426                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7237426                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1784944                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          390805                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22117                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       147039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        75118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17150                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1518394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1445317                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       206090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       433108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2398748                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.602530                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.325334                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1787924     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       277440     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       114150      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        64150      2.67%     93.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        86132      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27349      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        26501      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        13968      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2398748                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           9968     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1376     10.88%     89.73% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1218271     84.29%     84.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19561      1.35%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       132503      9.17%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74805      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1445317                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560491                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12642                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5303753                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1724855                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1405028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1457959                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31064                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41616                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4703                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1518759                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       147039                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        75118                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26328                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1418168                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       129849                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27148                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              204634                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          199851                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74785                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549963                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1405043                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1405028                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           841719                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2261944                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544867                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372122                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1038197                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1279389                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239371                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22999                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2357132                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542774                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361843                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1814761     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       275374     11.68%     88.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        99951      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        49503      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45058      1.91%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19151      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19016      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9023      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25295      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2357132                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1038197                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1279389                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                189718                       # Number of memory references committed
system.switch_cpus7.commit.loads               115975                       # Number of loads committed
system.switch_cpus7.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            185381                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1151949                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26431                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25295                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3850597                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3079144                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 179914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1038197                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1279389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1038197                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.483789                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.483789                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.402611                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.402611                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6378235                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1965836                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1447416                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           356                       # number of misc regfile writes
system.l2.replacements                           1320                       # number of replacements
system.l2.tagsinuse                      32762.720445                       # Cycle average of tags in use
system.l2.total_refs                           589898                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34087                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.305659                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           714.671393                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     22.287139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     71.490598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.723598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    167.833055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     22.749500                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     82.372224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     23.373112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     81.263155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     23.251148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     72.862624                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.765139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     42.550079                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     23.455446                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     82.768767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.765610                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     43.415536                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3687.574943                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5075.266417                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4624.937127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4717.445813                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3771.528718                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2308.644723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4719.245530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2339.479052                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021810                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000693                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000694                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000713                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000716                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002526                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001325                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.112536                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.154885                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141142                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.143965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.115098                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.070454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.144020                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.071395                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999839                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          450                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          557                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          427                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          423                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          448                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          276                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          422                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          276                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3285                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              975                       # number of Writeback hits
system.l2.Writeback_hits::total                   975                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          430                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          276                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3303                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          453                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          560                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          430                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          426                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          451                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          276                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          425                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          276                       # number of overall hits
system.l2.overall_hits::total                    3303                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          281                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          143                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           90                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          145                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           90                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1319                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           90                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          145                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           90                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1320                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          281                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          142                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          143                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          128                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           90                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          145                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           90                       # number of overall misses
system.l2.overall_misses::total                  1320                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3646789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     18912785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4428299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     42705483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3849045                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     21324846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3877037                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     21123392                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3598674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     19004090                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      1612475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     13507036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3957917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     21761741                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1539780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     13576324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       198425713                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       171489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        171489                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3646789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     18912785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4428299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     42705483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3849045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     21324846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3877037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     21123392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3598674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     19175579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      1612475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     13507036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3957917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     21761741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1539780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     13576324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        198597202                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3646789                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     18912785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4428299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     42705483                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3849045                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     21324846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3877037                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     21123392                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3598674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     19175579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      1612475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     13507036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3957917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     21761741                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1539780                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     13576324                       # number of overall miss cycles
system.l2.overall_miss_latency::total       198597202                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          567                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4604                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          975                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               975                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          841                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          570                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4623                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          841                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          570                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4623                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.335322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.252650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.220870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.245902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.255732                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.245902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286490                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.052632                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.217617                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.334126                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.248252                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.251318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.221071                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.245902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.254386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.245902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285529                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.217617                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.334126                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.248252                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.251318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.221071                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.245902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.254386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.245902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285529                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 158556.043478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150101.468254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158153.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151976.807829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148040.192308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150174.971831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149116.807692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 147716.027972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149944.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149638.503937                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 146588.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150078.177778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152227.576923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150080.972414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst       139980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150848.044444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150436.476876                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       171489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       171489                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 158556.043478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150101.468254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158153.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151976.807829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148040.192308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150174.971831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149116.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 147716.027972                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149944.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149809.210938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 146588.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150078.177778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152227.576923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150080.972414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst       139980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150848.044444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150452.425758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 158556.043478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150101.468254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158153.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151976.807829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148040.192308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150174.971831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149116.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 147716.027972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149944.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149809.210938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 146588.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150078.177778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152227.576923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150080.972414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst       139980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150848.044444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150452.425758                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  431                       # number of writebacks
system.l2.writebacks::total                       431                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           90                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           90                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1319                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1320                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2310324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     11579215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2795641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     26338200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2334562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     13055187                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2362345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12796587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2204141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     11608088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst       973589                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8268538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2445423                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     13320930                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst       899239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      8336272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    121628281                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       113465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       113465                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2310324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     11579215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2795641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     26338200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2334562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     13055187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2362345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     12796587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2204141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     11721553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst       973589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8268538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2445423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     13320930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst       899239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      8336272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    121741746                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2310324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     11579215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2795641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     26338200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2334562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     13055187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2362345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     12796587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2204141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     11721553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst       973589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8268538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2445423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     13320930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst       899239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      8336272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    121741746                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.335322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249561                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.252650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.220870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.245902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.255732                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.245902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286490                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.334126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.248252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.251318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.221071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.245902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.254386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.245902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.334126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.248252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.251318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.221071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.245902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.254386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.245902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285529                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100448.869565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91898.531746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99844.321429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93730.249110                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89790.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91937.936620                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90859.423077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89486.622378                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91839.208333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91402.267717                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 88508.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91872.644444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94054.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91868.482759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        81749                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92625.244444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92212.495072                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       113465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       113465                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 100448.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91898.531746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99844.321429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93730.249110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89790.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91937.936620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90859.423077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89486.622378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91839.208333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91574.632812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 88508.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91872.644444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94054.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91868.482759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        81749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92625.244444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92228.595455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 100448.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91898.531746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99844.321429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93730.249110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89790.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91937.936620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90859.423077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89486.622378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91839.208333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91574.632812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 88508.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91872.644444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94054.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91868.482759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        81749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92625.244444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92228.595455                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               505.248815                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133326                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1482476.928854                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.248815                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.037258                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.809694                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125364                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125364                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125364                       # number of overall hits
system.cpu0.icache.overall_hits::total         125364                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           31                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           31                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           31                       # number of overall misses
system.cpu0.icache.overall_misses::total           31                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4977625                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4977625                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4977625                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4977625                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4977625                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4977625                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125395                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000247                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000247                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160568.548387                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160568.548387                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160568.548387                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160568.548387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160568.548387                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160568.548387                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4007614                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4007614                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4007614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4007614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4007614                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4007614                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166983.916667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166983.916667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166983.916667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166983.916667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166983.916667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166983.916667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203103                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141560.602395                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   182.967576                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    73.032424                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.714717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.285283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86376                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86376                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72632                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159008                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159008                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1947                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1947                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           64                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2011                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2011                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2011                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2011                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    216139715                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    216139715                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6376001                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6376001                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    222515716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    222515716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    222515716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    222515716                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161019                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161019                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161019                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161019                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022044                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022044                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012489                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012489                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012489                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012489                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111011.666667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111011.666667                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99625.015625                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99625.015625                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110649.286922                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110649.286922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110649.286922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110649.286922                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu0.dcache.writebacks::total              231                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1371                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1432                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          576                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          576                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50351162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50351162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50543462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50543462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50543462                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50543462                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003596                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87415.211806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87415.211806                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87294.407599                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87294.407599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87294.407599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87294.407599                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               565.720822                       # Cycle average of tags in use
system.cpu1.icache.total_refs               768706608                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1343892.671329                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    23.360026                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.360796                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.037436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.869168                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.906604                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       123276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         123276                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       123276                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          123276                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       123276                       # number of overall hits
system.cpu1.icache.overall_hits::total         123276                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6287532                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6287532                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6287532                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6287532                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6287532                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6287532                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       123316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       123316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       123316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       123316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       123316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       123316                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000324                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000324                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000324                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000324                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000324                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000324                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157188.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157188.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157188.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157188.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157188.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157188.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4754111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4754111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4754111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4754111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4754111                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4754111                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000235                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000235                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000235                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000235                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163934.862069                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163934.862069                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163934.862069                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163934.862069                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163934.862069                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163934.862069                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   841                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289307950                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1097                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              263726.481313                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.221059                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.778941                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.434457                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.565543                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       317088                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         317088                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       172538                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        172538                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           89                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       489626                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          489626                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       489626                       # number of overall hits
system.cpu1.dcache.overall_hits::total         489626                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2954                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            9                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2963                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2963                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2963                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2963                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    330821845                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    330821845                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       681859                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       681859                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    331503704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    331503704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    331503704                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    331503704                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       320042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       320042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       172547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       172547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       492589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       492589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       492589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       492589                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006015                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006015                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006015                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006015                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111991.145904                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111991.145904                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 75762.111111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75762.111111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111881.101586                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111881.101586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111881.101586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111881.101586                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu1.dcache.writebacks::total              172                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2116                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2116                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            6                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2122                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2122                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2122                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          838                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          841                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          841                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          841                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     83746550                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     83746550                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     83938850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     83938850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     83938850                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     83938850                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001707                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001707                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001707                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001707                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99936.217184                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99936.217184                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99808.382878                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99808.382878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99808.382878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99808.382878                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               548.748488                       # Cycle average of tags in use
system.cpu2.icache.total_refs               646510146                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1169096.104882                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.633033                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.115455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037873                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841531                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.879405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126585                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126585                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126585                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126585                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126585                       # number of overall hits
system.cpu2.icache.overall_hits::total         126585                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4960339                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4960339                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4960339                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4960339                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4960339                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4960339                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126618                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126618                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126618                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126618                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126618                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126618                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000261                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000261                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150313.303030                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150313.303030                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150313.303030                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150313.303030                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150313.303030                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150313.303030                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4244531                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4244531                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4244531                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4244531                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4244531                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4244531                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157204.851852                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157204.851852                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157204.851852                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157204.851852                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157204.851852                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157204.851852                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   572                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151270937                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   828                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              182694.368357                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   151.605983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   104.394017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.592211                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.407789                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189355                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189355                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        31811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           81                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           77                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       221166                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          221166                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       221166                       # number of overall hits
system.cpu2.dcache.overall_hits::total         221166                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1845                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1845                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1860                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1860                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1860                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1860                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    179955657                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    179955657                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1363115                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1363115                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    181318772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    181318772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    181318772                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    181318772                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       191200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       191200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       223026                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       223026                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       223026                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       223026                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009650                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009650                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008340                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008340                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97536.941463                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97536.941463                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90874.333333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90874.333333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97483.210753                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97483.210753                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97483.210753                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97483.210753                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           59                       # number of writebacks
system.cpu2.dcache.writebacks::total               59                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1276                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1288                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1288                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          569                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          569                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          572                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          572                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          572                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          572                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     51657198                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     51657198                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       217567                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       217567                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     51874765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     51874765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     51874765                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     51874765                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002976                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002976                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002565                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002565                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002565                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002565                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90785.936731                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90785.936731                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72522.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72522.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90690.148601                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90690.148601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90690.148601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90690.148601                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.372099                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646510141                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1169096.095841                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.256515                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115584                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038873                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841531                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.880404                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126580                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126580                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126580                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126580                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126580                       # number of overall hits
system.cpu3.icache.overall_hits::total         126580                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4895148                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4895148                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4895148                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4895148                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4895148                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4895148                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126612                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126612                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126612                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126612                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126612                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126612                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152973.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152973.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152973.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152973.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152973.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152973.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4247437                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4247437                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4247437                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4247437                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4247437                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4247437                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157312.481481                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157312.481481                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157312.481481                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157312.481481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157312.481481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157312.481481                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   569                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151271054                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   825                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              183358.853333                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.514025                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.485975                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.591852                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.408148                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189472                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189472                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           81                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221283                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221283                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221283                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221283                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1832                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1832                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1847                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1847                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1847                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1847                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    178194917                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    178194917                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1172777                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1172777                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    179367694                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    179367694                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    179367694                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    179367694                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       223130                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       223130                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       223130                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       223130                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009576                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009576                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008278                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008278                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008278                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008278                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97267.967795                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97267.967795                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78185.133333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78185.133333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97112.990796                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97112.990796                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97112.990796                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97112.990796                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           59                       # number of writebacks
system.cpu3.dcache.writebacks::total               59                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1266                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1266                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1278                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1278                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1278                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1278                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          566                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          566                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          569                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          569                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          569                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          569                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     51322447                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     51322447                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       213528                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       213528                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     51535975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     51535975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     51535975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     51535975                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002959                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002959                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002550                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002550                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002550                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002550                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90675.701413                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90675.701413                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        71176                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        71176                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90572.891037                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90572.891037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90572.891037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90572.891037                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               506.212789                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750133283                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1479552.826430                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.212789                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.038803                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.811238                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       125321                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         125321                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       125321                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          125321                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       125321                       # number of overall hits
system.cpu4.icache.overall_hits::total         125321                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.cpu4.icache.overall_misses::total           32                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      4900244                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4900244                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      4900244                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4900244                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      4900244                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4900244                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       125353                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       125353                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       125353                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       125353                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       125353                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       125353                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000255                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000255                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153132.625000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153132.625000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153132.625000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153132.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153132.625000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153132.625000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      3976033                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3976033                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      3976033                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3976033                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      3976033                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3976033                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159041.320000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159041.320000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159041.320000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159041.320000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159041.320000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159041.320000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   579                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               118203833                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   835                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              141561.476647                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   182.722233                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    73.277767                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.713759                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.286241                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        86951                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          86951                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72789                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72789                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          176                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          176                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          168                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       159740                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          159740                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       159740                       # number of overall hits
system.cpu4.dcache.overall_hits::total         159740                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1929                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1929                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           64                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1993                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1993                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1993                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1993                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    214797777                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    214797777                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7915467                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7915467                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    222713244                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    222713244                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    222713244                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    222713244                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        88880                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        88880                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72853                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72853                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161733                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161733                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161733                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161733                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021703                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021703                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000878                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000878                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012323                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012323                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012323                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012323                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111351.880249                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111351.880249                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 123679.171875                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 123679.171875                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111747.739087                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111747.739087                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111747.739087                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111747.739087                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu4.dcache.writebacks::total              240                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1354                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           60                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1414                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1414                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1414                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1414                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          575                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            4                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          579                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          579                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     50034133                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     50034133                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       372089                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       372089                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     50406222                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     50406222                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     50406222                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     50406222                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006469                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003580                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003580                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003580                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003580                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87015.883478                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87015.883478                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 93022.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 93022.250000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87057.378238                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87057.378238                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87057.378238                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87057.378238                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               465.764538                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753003798                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1615887.978541                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    10.764538                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.017251                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       127546                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         127546                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       127546                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          127546                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       127546                       # number of overall hits
system.cpu5.icache.overall_hits::total         127546                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2075401                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2075401                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2075401                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2075401                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2075401                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2075401                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       127560                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       127560                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       127560                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       127560                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       127560                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       127560                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000110                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000110                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148242.928571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148242.928571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148242.928571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148242.928571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148242.928571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148242.928571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           11                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           11                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           11                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      1713336                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1713336                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      1713336                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1713336                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      1713336                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1713336                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155757.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155757.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155757.818182                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155757.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155757.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155757.818182                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   366                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               109335338                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              175780.286174                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   129.531156                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   126.468844                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.505981                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.494019                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        99734                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          99734                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        73362                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         73362                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          185                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          178                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       173096                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          173096                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       173096                       # number of overall hits
system.cpu5.dcache.overall_hits::total         173096                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          944                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          944                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          944                       # number of overall misses
system.cpu5.dcache.overall_misses::total          944                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     94156654                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     94156654                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     94156654                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     94156654                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     94156654                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     94156654                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       100678                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       100678                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        73362                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        73362                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       174040                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       174040                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       174040                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       174040                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009376                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005424                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005424                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005424                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005424                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 99742.218220                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 99742.218220                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 99742.218220                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 99742.218220                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 99742.218220                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 99742.218220                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu5.dcache.writebacks::total               77                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          578                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          578                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          578                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          366                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          366                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          366                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     32753532                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     32753532                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     32753532                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     32753532                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     32753532                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     32753532                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002103                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002103                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89490.524590                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89490.524590                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89490.524590                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89490.524590                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89490.524590                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89490.524590                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               549.454380                       # Cycle average of tags in use
system.cpu6.icache.total_refs               646510030                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1169095.895118                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.338764                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.115616                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.039004                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841531                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.880536                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       126469                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         126469                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       126469                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          126469                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       126469                       # number of overall hits
system.cpu6.icache.overall_hits::total         126469                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           32                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           32                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           32                       # number of overall misses
system.cpu6.icache.overall_misses::total           32                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5102233                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5102233                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5102233                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5102233                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5102233                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5102233                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       126501                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       126501                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       126501                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       126501                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       126501                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       126501                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000253                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000253                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 159444.781250                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 159444.781250                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 159444.781250                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 159444.781250                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 159444.781250                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 159444.781250                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4384140                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4384140                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4384140                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4384140                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4384140                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4384140                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162375.555556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162375.555556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162375.555556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162375.555556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162375.555556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162375.555556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   570                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               151270953                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   826                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              183136.746973                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   151.596298                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   104.403702                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.592173                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.407827                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       189369                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         189369                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        31813                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         31813                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           81                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           77                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       221182                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          221182                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       221182                       # number of overall hits
system.cpu6.dcache.overall_hits::total         221182                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1816                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1816                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           13                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1829                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1829                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1829                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1829                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    178876531                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    178876531                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1164953                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1164953                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    180041484                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    180041484                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    180041484                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    180041484                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       191185                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       191185                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       223011                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       223011                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       223011                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       223011                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009499                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009499                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000408                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008201                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008201                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008201                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008201                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98500.292401                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98500.292401                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 89611.769231                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 89611.769231                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 98437.115364                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 98437.115364                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 98437.115364                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 98437.115364                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu6.dcache.writebacks::total               61                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1249                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1249                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           10                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1259                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1259                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1259                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1259                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          567                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          570                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          570                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     52026983                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     52026983                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       218977                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       218977                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     52245960                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     52245960                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     52245960                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     52245960                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002966                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002966                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002556                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002556                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002556                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002556                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91758.347443                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91758.347443                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72992.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72992.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91659.578947                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91659.578947                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91659.578947                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91659.578947                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               465.765011                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753003847                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1615888.083691                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    10.765011                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.017252                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       127595                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         127595                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       127595                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          127595                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       127595                       # number of overall hits
system.cpu7.icache.overall_hits::total         127595                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.cpu7.icache.overall_misses::total           13                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2027355                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2027355                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2027355                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2027355                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2027355                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2027355                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       127608                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       127608                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       127608                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       127608                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       127608                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       127608                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000102                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000102                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155950.384615                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155950.384615                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155950.384615                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155950.384615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155950.384615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155950.384615                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      1635480                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1635480                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      1635480                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1635480                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      1635480                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1635480                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       148680                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       148680                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       148680                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       148680                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       148680                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       148680                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   366                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               109335404                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              175780.392283                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   129.559635                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   126.440365                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.506092                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.493908                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        99774                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          99774                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        73388                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         73388                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          185                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          178                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       173162                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          173162                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       173162                       # number of overall hits
system.cpu7.dcache.overall_hits::total         173162                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          944                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          944                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          944                       # number of overall misses
system.cpu7.dcache.overall_misses::total          944                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     93334288                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     93334288                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     93334288                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     93334288                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     93334288                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     93334288                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       100718                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       100718                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        73388                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        73388                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       174106                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       174106                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       174106                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       174106                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009373                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009373                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005422                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005422                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005422                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005422                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98871.067797                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98871.067797                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 98871.067797                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 98871.067797                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 98871.067797                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 98871.067797                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           76                       # number of writebacks
system.cpu7.dcache.writebacks::total               76                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          578                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          578                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          578                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          366                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          366                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          366                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     32574923                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     32574923                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     32574923                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     32574923                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     32574923                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     32574923                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003634                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002102                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002102                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89002.521858                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89002.521858                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89002.521858                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89002.521858                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89002.521858                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89002.521858                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
