# RA-Projekt
riscV5 CPU in VHDL for Computer Architecture Lecture.


