# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831220

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 8704  
				add                 sp, sp, t1
i0000000000:	li                  x20, 10   
i0000000001:	srli                a4, a4, 5 
i0000000002:	mul                 a1, a5, s6
				la                  sp, begin_signature
				li                  t1, 4408  
				add                 sp, sp, t1
i0000000003:	lw                  a6, 1632(sp)        
i0000000004:	srai                a4, a4, 16
i0000000005:	addi                sp, sp, -288
i0000000006:	lw                  a4, 60(sp)          
i0000000007:	sraiw               a5, a6, 21
i0000000008:	mul                 s9, s7, s9
i0000000009:	ld                  a2, 88(sp)          
i000000000a:	srai                a4, a4, 21
i000000000b:	andi                s6, a7, 2040
i000000000c:	mulw                t1, a1, s6
i000000000d:	sd                  t2, 80(sp)          
i000000000e:	sllw                a4, tp, s5
i000000000f:	sw                  a1, 1472(sp)        
i0000000010:	divu                a1, s5, t6
i0000000011:	fence                         
i0000000012:	srli                a4, t5, 22
i0000000013:	srai                a1, a1, 30
i0000000014:	mulhsu              a1, a6, t1
i0000000015:	xor                 a6, a5, a2
i0000000016:	sraiw               a2, a1, 8 
i0000000017:	mulh                s8, t3, t2
i0000000018:	lw                  a5, 20(sp)          
i0000000019:	mulw                a4, s3, s8
i000000001a:	ld                  a3, 64(sp)          
i000000001b:	sllw                zero, s1, s1
i000000001c:	sw                  s6, 32(sp)          
i000000001d:	addi                sp, sp, -128
i000000001e:	xor                 a4, s1, gp
i000000001f:	addi                a1, zero, -21
i0000000020:	sw                  a0, 20(sp)          
i0000000021:	sub                 s1, s6, s7
i0000000022:	sd                  a7, 224(sp)         
i0000000023:	addi                s7, zero, 12
i0000000024:	sub                 a4, a4, s1
i0000000025:	addi                sp, sp, 96
				la                  sp, begin_signature
				li                  t1, 9640  
				add                 sp, sp, t1
i0000000026:	sw                  a5, 32(sp)          
				la                  sp, begin_signature
				li                  t1, 2312  
				add                 sp, sp, t1
i0000000027:	lw                  s1, -1656(sp)       
i0000000028:	xor                 t4, t4, s10
				addiw               s0, s0, 6 
				fence                         
				addiw               a5, a5, -8
				srai                s0, s0, 16
				sw                  s0, 64(sp)          
				mulh                a6, s0, a4
				slli                s1, s1, 18
	
b0000000029:
				la                  x27, i000000003c    
				jalr                x1, x27, 0          
	
				sw                  s1, 20(sp)          
				divw                a6, t2, s2
				mulh                t6, a6, s1
				divuw               t4, t3, tp
				ld                  t2, -1328(sp)       
				lw                  gp, 120(sp)         
				mulw                t3, s10, tp
i0000000029:	addiw               a4, a4, 0 
i000000002a:	lwu                 s6, -248(sp)        
i000000002b:	sb                  a6, 276(sp)         
i000000002c:	fence                         
i000000002d:	srli                s1, a3, 17
i000000002e:	srai                a4, a4, 5 
i000000002f:	lw                  s1, 4(sp)           
i0000000030:	srai                a1, a1, 16
i0000000031:	remw                a0, a4, s1
i0000000032:	srli                a3, a3, 7 
i0000000033:	sd                  s1, 904(sp)         
i0000000034:	addi                sp, sp, -432
i0000000035:	srai                a4, a4, 1 
i0000000036:	lw                  a5, 16(sp)          
i0000000037:	sraw                s11, zero, a5
i0000000038:	mulhu               a1, s1, a4
i0000000039:	lw                  s1, 48(sp)          
i000000003a:	sraiw               a4, a2, 3 
i000000003b:	xor                 a5, a5, s0
				la                  sp, begin_signature
				li                  t1, 11848 
				add                 sp, sp, t1
i000000003c:	sw                  s1, 4(sp)           
i000000003d:	remu                s1, a4, a4
i000000003e:	sd                  a4, 72(sp)          
i000000003f:	sd                  t1, -1264(sp)       
				la                  sp, begin_signature
				li                  t1, 13664 
				add                 sp, sp, t1
i0000000040:	sd                  a1, -584(sp)        
i0000000041:	fence.i                       
i0000000042:	fence                         
i0000000043:	sd                  a1, 1448(sp)        
i0000000044:	subw                a4, a4, a1
				la                  sp, begin_signature
				li                  t1, 3432  
				add                 sp, sp, t1
i0000000045:	sb                  s1, 1146(sp)        
i0000000046:	mulw                a4, a1, a4
i0000000047:	srli                a4, a4, 6 
				la                  sp, begin_signature
				li                  t1, 11648 
				add                 sp, sp, t1
i0000000048:	lh                  a1, -1356(sp)       
i0000000049:	srliw               a1, s1, 19
i000000004a:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 12480 
				add                 sp, sp, t1
i000000004b:	ld                  a6, 88(sp)          
i000000004c:	sra                 s1, a1, a4
i000000004d:	lw                  a4, 64(sp)          
i000000004e:	addi                sp, sp, 240
i000000004f:	slliw               s10, a2, 22
i0000000050:	addi                sp, sp, -160
				li                  x18, 11   
				li                  x20, 10   
				la                  sp, begin_signature
				li                  t1, 11072 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 6568  
				add                 sp, sp, t1
				addiw               s1, s1, -9
				sw                  s0, 52(sp)          
				remw                t4, a4, a5
				addi                a4, sp, 480
				srlw                t4, a4, s1
				lw                  a4, 40(sp)          
				mulhu               gp, a5, a5
	
b0000000051:
				pre_branch_macro                        
				bge                 x18, x20, i0000000061
				post_branch_macro                       
	
				fence                         
				sd                  t3, 376(sp)         
				srai                s0, s0, 3 
				remu                gp, s1, a4
				srl                 s7, s1, a5
				slli                a5, a5, 1 
				lbu                 s10, 1814(sp)       
				li                  x20, 10   
i0000000051:	srai                a1, a1, 3 
i0000000052:	fence                         
i0000000053:	lui                 a3, 7     
i0000000054:	fsrmi               x0, 0     
i0000000055:	ld                  a1, 120(sp)         
i0000000056:	fence.i                       
i0000000057:	addi                sp, sp, -272
i0000000058:	divu                tp, gp, t0
i0000000059:	srai                a2, a2, 14
i000000005a:	lui                 s1, 484553
i000000005b:	or                  a1, s8, s11
i000000005c:	lw                  a2, 8(sp)           
i000000005d:	divuw               a4, s1, a1
i000000005e:	addi                sp, sp, -368
i000000005f:	addi                a1, sp, 420
i0000000060:	fence                         
i0000000061:	fence                         
i0000000062:	srlw                t6, a4, a1
i0000000063:	addi                sp, sp, -304
				la                  sp, begin_signature
				li                  t1, 9280  
				add                 sp, sp, t1
i0000000064:	lw                  s9, -1116(sp)       
i0000000065:	mulw                s10, s7, s0
i0000000066:	sd                  s1, 48(sp)          
i0000000067:	fence                         
i0000000068:	divu                a1, a1, a1
i0000000069:	fence.i                       
i000000006a:	addi                sp, sp, -320
i000000006b:	auipc               s1, 302502
i000000006c:	rem                 a4, s1, a1
i000000006d:	addi                sp, sp, 80
i000000006e:	mulh                t1, a4, a4
i000000006f:	addi                sp, sp, -368
i0000000070:	addi                s1, sp, 52
i0000000071:	srai                a0, a0, 16
i0000000072:	sw                  a4, 4(sp)           
i0000000073:	sw                  a4, 80(sp)          
i0000000074:	divw                a0, a4, s1
i0000000075:	or                  t6, s1, a1
i0000000076:	remu                s1, s1, a1
i0000000077:	ld                  s1, 40(sp)          
				la                  sp, begin_signature
				li                  t1, 5816  
				add                 sp, sp, t1
i0000000078:	sw                  a3, 128(sp)         
i0000000079:	fence.i                       
				srai                a5, a5, 15
				lhu                 a6, 1130(sp)        
				addw                t3, tp, s2
				addi                s0, s0, -26
				sw                  s0, 60(sp)          
				lui                 a7, 20    
				fence                         
	
b000000007a:
				jal                 x1, i0000000087     
	
				and                 s0, s0, a5
				lbu                 t3, 1779(sp)        
				srai                t2, a7, 26
				divw                a5, a4, a5
				fence                         
				fence                         
				fence.i                       
i000000007a:	ld                  a3, 128(sp)         
i000000007b:	sltu                a7, s1, a1
i000000007c:	srlw                a1, a1, a4
i000000007d:	remuw               s5, s1, a1
i000000007e:	srai                a1, a1, 8 
i000000007f:	sra                 zero, s1, a1
i0000000080:	fence.i                       
i0000000081:	fence                         
i0000000082:	mulh                gp, a2, t5
i0000000083:	xor                 a0, a0, a1
i0000000084:	srai                a3, a3, 12
i0000000085:	addi                a2, sp, 384
i0000000086:	sltiu               zero, a4, 907
i0000000087:	lw                  a1, 96(sp)          
i0000000088:	addw                a1, a1, a4
i0000000089:	srai                s1, s1, 11
i000000008a:	sw                  a4, 48(sp)          
i000000008b:	lwu                 s1, 48(sp)          
i000000008c:	remuw               a2, a4, a1
				la                  sp, begin_signature
				li                  t1, 4112  
				add                 sp, sp, t1
i000000008d:	lbu                 tp, 830(sp)         
				la                  sp, begin_signature
				li                  t1, 7680  
				add                 sp, sp, t1
i000000008e:	lw                  t2, 120(sp)         
i000000008f:	mulhsu              s1, a4, a1
i0000000090:	addw                s1, a4, a1
i0000000091:	sw                  a3, 524(sp)         
i0000000092:	srai                a2, a2, 11
i0000000093:	ld                  a0, 120(sp)         
i0000000094:	divuw               t3, a0, s8
i0000000095:	remuw               s2, s1, s1
i0000000096:	fence                         
i0000000097:	slli                t2, s8, 40
i0000000098:	remuw               s1, t1, t5
i0000000099:	and                 s1, s1, s1
i000000009a:	srai                a4, a4, 2 
i000000009b:	rem                 s6, s1, a1
i000000009c:	addiw               a1, a6, 1534
i000000009d:	fence                         
				la                  sp, begin_signature
				li                  t1, 2648  
				add                 sp, sp, t1
i000000009e:	lw                  s1, 60(sp)          
i000000009f:	xor                 s0, s0, a0
i00000000a0:	addw                tp, t6, s2
i00000000a1:	addw                tp, a1, s1
				li                  x21, 12   
				addi                x20, x20, 1
				fence.i                       
				addi                s0, sp, 364
				remuw               s1, a4, tp
				addw                a5, a7, t3
				addi                s1, sp, 108
				lui                 a5, 15    
				ld                  a5, 48(sp)          
	
b00000000a2:
				beq                 x20, x21, 1f        
				jal                 x10, i0000000090    
				1: li x20, 10                           
	
				xor                 a4, a4, s0
				srai                s1, s1, 11
				srai                a4, a4, 32
				sd                  s0, 88(sp)          
				sraiw               t3, s0, 6 
				divu                a5, a5, s1
				sd                  t4, 32(sp)          
i00000000a2:	slli                a7, s0, 25
i00000000a3:	xori                a1, s11, -650
i00000000a4:	lhu                 t3, -1362(sp)       
i00000000a5:	divw                s1, s0, a5
i00000000a6:	addi                sp, sp, 144
i00000000a7:	add                 a1, zero, a4
i00000000a8:	and                 s1, s1, a4
i00000000a9:	sraiw               tp, a1, 21
i00000000aa:	fence                         
i00000000ab:	lh                  s10, -970(sp)       
i00000000ac:	lb                  s1, 724(sp)         
i00000000ad:	ld                  a3, 64(sp)          
i00000000ae:	ori                 a1, t0, -970
i00000000af:	fence.i                       
i00000000b0:	and                 a5, a5, a5
i00000000b1:	lwu                 s8, 2020(sp)        
i00000000b2:	slti                s2, a4, 872
				la                  sp, begin_signature
				li                  t1, 8464  
				add                 sp, sp, t1
i00000000b3:	ld                  a1, 0(sp)           
i00000000b4:	srli                s9, a1, 52
i00000000b5:	sh                  s6, -792(sp)        
i00000000b6:	sw                  t1, -1208(sp)       
i00000000b7:	srlw                t2, s1, a4
i00000000b8:	remuw               a4, a7, s2
i00000000b9:	lw                  t6, 1876(sp)        
i00000000ba:	srliw               t4, tp, 29
i00000000bb:	fence.i                       
i00000000bc:	mulw                tp, t0, t1
i00000000bd:	andi                a2, a2, -22
i00000000be:	rem                 a1, t0, gp
i00000000bf:	srli                a2, a2, 15
i00000000c0:	lwu                 s1, 348(sp)         
i00000000c1:	srai                s0, s0, 7 
				la                  sp, begin_signature
				li                  t1, 2400  
				add                 sp, sp, t1
i00000000c2:	sd                  s2, -1544(sp)       
i00000000c3:	divu                a1, s7, s10
				la                  sp, begin_signature
				li                  t1, 8848  
				add                 sp, sp, t1
i00000000c4:	sw                  t1, 72(sp)          
i00000000c5:	srli                a1, a1, 1 
i00000000c6:	sltiu               s1, s1, 225
i00000000c7:	divw                s1, s1, s1
i00000000c8:	fence                         
i00000000c9:	srli                a4, a4, 7 
				li                  x17, 9    
				li                  x20, 10   
				la                  sp, begin_signature
				li                  t1, 9752  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 5160  
				add                 sp, sp, t1
				sraw                a4, s6, s7
				lb                  s1, -1838(sp)       
				sb                  s0, 1850(sp)        
				slliw               s11, tp, 12
				srai                s0, s0, 11
				sw                  a4, 0(sp)           
				fence.i                       
	
b00000000ca:
				pre_branch_macro                        
				blt                 x20, x17, i00000000de
				post_branch_macro                       
	
				mulh                s3, tp, tp
				fence.i                       
				sd                  t4, -424(sp)        
				srli                a5, a5, 14
				srli                a5, a5, 9 
				addi                s0, sp, 116
				lh                  s9, 1996(sp)        
				li                  x20, 10   
i00000000ca:	lwu                 t4, -616(sp)        
i00000000cb:	mulhsu              t1, t1, t3
i00000000cc:	remu                s1, a3, s9
i00000000cd:	lw                  a4, 104(sp)         
i00000000ce:	srli                a4, a4, 9 
i00000000cf:	mulhu               a1, zero, a5
i00000000d0:	srai                s1, s1, 2 
i00000000d1:	ld                  t2, -760(sp)        
i00000000d2:	slli                a1, a1, 46
i00000000d3:	xori                s9, s3, -1605
i00000000d4:	divw                t0, s2, a5
i00000000d5:	lw                  s5, 56(sp)          
i00000000d6:	addi                s1, s1, 14
i00000000d7:	srliw               a2, a2, 15
i00000000d8:	srai                a4, a4, 1 
i00000000d9:	remw                a2, s5, s9
i00000000da:	sd                  a1, 0(sp)           
i00000000db:	rem                 tp, a1, s1
i00000000dc:	lb                  s3, -1468(sp)       
i00000000dd:	lui                 a7, 355822
i00000000de:	srai                a0, a1, 20
i00000000df:	xori                t6, s6, 648
i00000000e0:	lwu                 s9, 848(sp)         
i00000000e1:	addi                sp, sp, -16
i00000000e2:	addi                sp, sp, -496
i00000000e3:	sw                  s7, 0(sp)           
i00000000e4:	lh                  s2, 1930(sp)        
i00000000e5:	remu                a1, t6, a6
i00000000e6:	srliw               zero, a2, 12
i00000000e7:	fence                         
i00000000e8:	sd                  a1, 96(sp)          
i00000000e9:	lwu                 a1, 280(sp)         
i00000000ea:	or                  a2, a2, a3
				la                  sp, begin_signature
				li                  t1, 3320  
				add                 sp, sp, t1
i00000000eb:	lwu                 t1, 1912(sp)        
i00000000ec:	rem                 t1, a4, a1
i00000000ed:	srli                a1, a1, 6 
i00000000ee:	sd                  s1, 104(sp)         
				la                  sp, begin_signature
				li                  t1, 5560  
				add                 sp, sp, t1
i00000000ef:	ld                  s0, 8(sp)           
i00000000f0:	fence.i                       
i00000000f1:	fence                         
				fence                         
				sd                  a5, 520(sp)         
				or                  t3, t4, s10
				fence.i                       
				div                 a5, s10, s8
				lwu                 s10, -964(sp)       
				lw                  a5, 16(sp)          
	
b00000000f2:
				jal                 x1, i000000010a     
	
				sraw                tp, s10, s5
				div                 a5, t3, gp
				mulw                s5, s8, s7
				divuw               t2, a5, tp
				addiw               a4, s1, 909
				sub                 a4, a4, s0
				addw                a4, zero, gp
				la                  sp, begin_signature
				li                  t1, 4576  
				add                 sp, sp, t1
i00000000f2:	sd                  s7, 24(sp)          
i00000000f3:	sw                  a4, 76(sp)          
i00000000f4:	remu                s1, s8, zero
i00000000f5:	lhu                 a1, -812(sp)        
i00000000f6:	subw                a1, a1, a4
i00000000f7:	srli                a1, a1, 15
i00000000f8:	sw                  s9, 68(sp)          
i00000000f9:	sd                  a5, 104(sp)         
i00000000fa:	fence                         
i00000000fb:	div                 s1, a1, s1
i00000000fc:	srai                a5, s1, 55
i00000000fd:	sw                  s1, 92(sp)          
i00000000fe:	addi                sp, sp, -480
i00000000ff:	add                 t4, t4, s1
i0000000100:	addi                a0, zero, 0
i0000000101:	remu                a4, a0, s7
i0000000102:	fsrmi               x0, 6     
				la                  sp, begin_signature
				li                  t1, 11200 
				add                 sp, sp, t1
i0000000103:	ld                  s1, 24(sp)          
i0000000104:	addi                a3, sp, 24
i0000000105:	lw                  a0, 52(sp)          
i0000000106:	sd                  zero, -1368(sp)     
i0000000107:	slli                a4, a4, 7 
i0000000108:	sra                 a4, a4, a4
i0000000109:	divu                a5, a1, s1
i000000010a:	mulw                a1, s1, a4
i000000010b:	srai                a5, a5, 10
i000000010c:	lui                 a1, 499192
i000000010d:	sw                  a2, 4(sp)           
i000000010e:	srai                s0, s0, 4 
i000000010f:	lw                  a1, 128(sp)         
i0000000110:	addw                a0, tp, s6
i0000000111:	addi                sp, sp, -96
i0000000112:	addi                sp, sp, 256
i0000000113:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 10960 
				add                 sp, sp, t1
i0000000114:	ld                  a4, 96(sp)          
i0000000115:	addi                sp, sp, 16
i0000000116:	sd                  s1, -128(sp)        
i0000000117:	sd                  s7, 408(sp)         
i0000000118:	mulhsu              s1, a4, a1
i0000000119:	srai                a3, a3, 6 
i000000011a:	sw                  a5, 4(sp)           
				la                  sp, begin_signature
