[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Top$State",
    "definition":{
      "MinorGreen":3,
      "MinorOrange":4,
      "MainOrange":1,
      "MainGreen":0,
      "AllRed":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.Top.stateReg",
    "enumTypeName":"Top$State"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]