# ğŸŸ¦ Day 01 â€“ Parameterized N-bit ALU (SystemVerilog)

## ğŸ¯ Objective
Design and verify a reusable, parameterized N-bit Arithmetic Logic Unit (ALU)
using **SystemVerilog** with correct flag generation and self-checking
verification in Vivado.

---

## âš™ï¸ ALU Operations
The ALU supports the following operations selected using a control signal:

| ALU_SEL | Operation |
|--------|-----------|
| 000 | ADD |
| 001 | SUB |
| 010 | AND |
| 011 | OR |
| 100 | XOR |

ğŸ§  The data width of the ALU is parameterized, enabling scalability and reuse.

---

## ğŸ§© Design Highlights
âœ” Parameterized data width (`N`)  
âœ” Pure combinational design  
âœ” Uses `always_comb` for synthesis-safe logic  
âœ” Extended arithmetic for carry detection  
âœ” Clean and modular RTL structure  

---

## ğŸš© Flag Description

- **Z â€“ Zero Flag**  
  âœ” Set when the output result equals zero  

- **C â€“ Carry Flag**  
  âœ” Indicates carry-out from the MSB during addition or subtraction  

- **V â€“ Overflow Flag**  
  âœ” Detects signed overflow during arithmetic operations  

---

## ğŸ§ª Verification Strategy
âœ” Self-checking SystemVerilog testbench  
âœ” Directed test cases for each ALU operation  
âœ” Automatic **PASS / FAIL** reporting  
âœ” No manual waveform dependency  

---

## ğŸ“Š Simulation
ğŸ›  Tool Used: **Vivado Simulator**

âœ” Behavioral simulation performed  
âœ” Waveforms observed for:
- ADD and SUB operations  
- Logical operations  
- Zero and carry conditions  

---

## ğŸ“ Repository Structure
Day01_Parameterized_ALU/
â”œâ”€â”€ rtl/ â–¶ ALU RTL (SystemVerilog)
â”œâ”€â”€ tb/ â–¶ Self-checking testbench
â”œâ”€â”€ sim/ â–¶ Simulation waveforms/screenshots
â””â”€â”€ README.md
---

## ğŸ§  Key Takeaways
âœ” Importance of parameterized RTL design  
âœ” Correct handling of arithmetic flags  
âœ” Value of self-checking testbenches  

----