#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_0000000000fefbb0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000000000106fd00_0 .var "clk", 0 0;
v000000000106fe40_0 .var "counter", 5 0;
v000000000106f120_0 .net "done", 0 0, v000000000106fee0_0;  1 drivers
v000000000106f3a0_0 .var "instr", 2 0;
v000000000106f440 .array "pc", 8 0, 33 0;
v000000000106f580_0 .var "pcr", 33 0;
v0000000001070130_0 .var "read1", 4 0;
v00000000010713f0_0 .var "read2", 4 0;
v0000000001070270_0 .net "readd1", 15 0, v000000000106f300_0;  1 drivers
v0000000001071670_0 .net "readd2", 15 0, v000000000106f080_0;  1 drivers
v0000000001070a90_0 .var "write", 4 0;
v0000000001071e90_0 .var "writed", 15 0;
E_0000000001015360 .event posedge, v000000000106fee0_0;
S_0000000000fefd40 .scope module, "uut" "processor" 2 17, 3 1 0, S_0000000000fefbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "instr";
    .port_info 2 /INPUT 5 "read1";
    .port_info 3 /INPUT 5 "read2";
    .port_info 4 /INPUT 5 "write";
    .port_info 5 /INPUT 16 "writed";
    .port_info 6 /OUTPUT 16 "readd1";
    .port_info 7 /OUTPUT 16 "readd2";
    .port_info 8 /OUTPUT 1 "done";
v000000000106f260_0 .net "clk", 0 0, v000000000106fd00_0;  1 drivers
v000000000106fda0_0 .var "cyc", 4 0;
v000000000106ff80_0 .net "dne", 0 0, v0000000000fe45e0_0;  1 drivers
v000000000106fee0_0 .var "done", 0 0;
v000000000106f8a0_0 .net "instr", 2 0, v000000000106f3a0_0;  1 drivers
v000000000106f760_0 .var "local", 15 0;
v000000000106f800_0 .var "ops", 2 0;
v000000000106f940_0 .net "read1", 4 0, v0000000001070130_0;  1 drivers
v000000000106f620_0 .net "read2", 4 0, v00000000010713f0_0;  1 drivers
v000000000106f300_0 .var "readd1", 15 0;
v000000000106f080_0 .var "readd2", 15 0;
v000000000106f6c0_0 .net "readt1", 15 0, v0000000000fe4860_0;  1 drivers
v000000000106f4e0_0 .net "readt2", 15 0, v00000000001f1630_0;  1 drivers
v000000000106fa80_0 .var "stp", 1 0;
v000000000106fbc0_0 .net "write", 4 0, v0000000001070a90_0;  1 drivers
v000000000106fc60_0 .net "writed", 15 0, v0000000001071e90_0;  1 drivers
E_0000000001015160 .event negedge, v0000000001006890_0;
E_0000000001015260 .event posedge, v0000000000fe45e0_0;
S_0000000000fefed0 .scope module, "uut" "interface" 3 22, 4 1 0, S_0000000000fefd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "instr";
    .port_info 2 /INPUT 5 "read1";
    .port_info 3 /INPUT 5 "read2";
    .port_info 4 /INPUT 5 "write";
    .port_info 5 /INPUT 16 "writed";
    .port_info 6 /OUTPUT 16 "readd1";
    .port_info 7 /OUTPUT 16 "readd2";
    .port_info 8 /OUTPUT 1 "done";
v0000000001006890_0 .net "clk", 0 0, v000000000106fd00_0;  alias, 1 drivers
v0000000000fe4540_0 .var "cyc", 1 0;
v0000000000fe45e0_0 .var "done", 0 0;
v0000000000fe4680_0 .net "instr", 2 0, v000000000106f800_0;  1 drivers
v0000000000fe4720_0 .net "read1", 4 0, v0000000001070130_0;  alias, 1 drivers
v0000000000fe47c0_0 .net "read2", 4 0, v00000000010713f0_0;  alias, 1 drivers
v0000000000fe4860_0 .var "readd1", 15 0;
v00000000001f1630_0 .var "readd2", 15 0;
v000000000106fb20 .array "regfl", 31 0, 15 0;
v000000000106f9e0_0 .net "write", 4 0, v0000000001070a90_0;  alias, 1 drivers
v000000000106f1c0_0 .net "writed", 15 0, v000000000106f760_0;  1 drivers
E_00000000010150a0 .event posedge, v0000000001006890_0;
    .scope S_0000000000fefed0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe45e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000fe4540_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0000000000fefed0;
T_1 ;
    %wait E_00000000010150a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fe45e0_0, 0;
    %load/vec4 v0000000000fe4540_0;
    %addi 1, 0, 2;
    %store/vec4 v0000000000fe4540_0, 0, 2;
    %load/vec4 v0000000000fe4540_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000fe4680_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000fe4720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000106fb20, 4;
    %assign/vec4 v0000000000fe4860_0, 0;
T_1.2 ;
    %load/vec4 v0000000000fe4680_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000000000fe47c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000106fb20, 4;
    %assign/vec4 v00000000001f1630_0, 0;
T_1.4 ;
    %load/vec4 v0000000000fe4680_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000000000106f1c0_0;
    %load/vec4 v000000000106f9e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000106fb20, 0, 4;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000fe4540_0, 0;
    %load/vec4 v0000000000fe4680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe45e0_0, 0, 1;
T_1.8 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000fefd40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000106fda0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000106fa80_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0000000000fefd40;
T_3 ;
    %wait E_0000000001015260;
    %load/vec4 v000000000106fa80_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000fefd40;
T_4 ;
    %wait E_0000000001015160;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000106fee0_0, 0;
    %load/vec4 v000000000106f6c0_0;
    %store/vec4 v000000000106f300_0, 0, 16;
    %load/vec4 v000000000106f4e0_0;
    %store/vec4 v000000000106f080_0, 0, 16;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000000000106fc60_0;
    %store/vec4 v000000000106f760_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v000000000106fc60_0;
    %store/vec4 v000000000106f760_0, 0, 16;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.15 ;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v000000000106fc60_0;
    %store/vec4 v000000000106f760_0, 0, 16;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.19 ;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %load/vec4 v000000000106fda0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v000000000106fa80_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000106fda0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000000000106fda0_0;
    %addi 1, 0, 5;
    %store/vec4 v000000000106fda0_0, 0, 5;
T_4.27 ;
    %load/vec4 v000000000106f6c0_0;
    %load/vec4 v000000000106f4e0_0;
    %add;
    %assign/vec4 v000000000106f760_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
T_4.28 ;
T_4.25 ;
T_4.23 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %load/vec4 v000000000106f760_0;
    %store/vec4 v000000000106f300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.30 ;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.32, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.34, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %load/vec4 v000000000106fda0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v000000000106fa80_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000106fda0_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000000000106fda0_0;
    %addi 1, 0, 5;
    %store/vec4 v000000000106fda0_0, 0, 5;
T_4.39 ;
    %load/vec4 v000000000106f6c0_0;
    %load/vec4 v000000000106f4e0_0;
    %sub;
    %assign/vec4 v000000000106f760_0, 0;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
T_4.40 ;
T_4.37 ;
T_4.35 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %load/vec4 v000000000106f760_0;
    %store/vec4 v000000000106f300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.42 ;
    %jmp T_4.33;
T_4.32 ;
    %load/vec4 v000000000106f8a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.46, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.48, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
    %load/vec4 v000000000106fda0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v000000000106fa80_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000106fda0_0, 0;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000000000106fda0_0;
    %addi 1, 0, 5;
    %store/vec4 v000000000106fda0_0, 0, 5;
T_4.51 ;
    %load/vec4 v000000000106f6c0_0;
    %ix/getv 4, v000000000106fc60_0;
    %shiftl 4;
    %assign/vec4 v000000000106f760_0, 0;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.52, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000106f800_0, 0;
T_4.52 ;
T_4.49 ;
T_4.47 ;
    %load/vec4 v000000000106fa80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.54, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000106fa80_0, 0;
    %load/vec4 v000000000106f760_0;
    %store/vec4 v000000000106f300_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fee0_0, 0, 1;
T_4.54 ;
T_4.44 ;
T_4.33 ;
T_4.21 ;
T_4.17 ;
T_4.13 ;
T_4.9 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fefbb0;
T_5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000106fe40_0, 0, 6;
    %end;
    .thread T_5;
    .scope S_0000000000fefbb0;
T_6 ;
    %wait E_0000000001015360;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000001070270_0;
    %vpi_call 2 21 "$display", "%d %d read from $%d", $time, S<0,vec4,s16>, v0000000001070130_0 {1 0 0};
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000000001070270_0;
    %load/vec4 v0000000001071670_0;
    %vpi_call 2 24 "$display", "%d %d read from $%d and %d read from $%d", $time, S<1,vec4,s16>, v0000000001070130_0, S<0,vec4,s16>, v00000000010713f0_0 {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000106f3a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000000001070270_0;
    %vpi_call 2 27 "$display", "%d %d written to $%d", $time, S<0,vec4,s16>, v0000000001070a90_0 {1 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 2 30 "$display", "%d", $time {0 0 0};
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v000000000106fe40_0;
    %addi 1, 0, 6;
    %store/vec4 v000000000106fe40_0, 0, 6;
    %ix/getv 4, v000000000106fe40_0;
    %load/vec4a v000000000106f440, 4;
    %store/vec4 v000000000106f580_0, 0, 34;
    %load/vec4 v000000000106f580_0;
    %parti/s 3, 31, 6;
    %assign/vec4 v000000000106f3a0_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 5, 26, 6;
    %assign/vec4 v0000000001070130_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000010713f0_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000001070a90_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000001071e90_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fefbb0;
T_7 ;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106fd00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106fd00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106fd00_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000000000fefbb0;
T_8 ;
    %pushi/vec4 65553, 0, 34;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 3254878203, 0, 33;
    %concati/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 2165358608, 0, 32;
    %concati/vec4 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 2217738240, 0, 33;
    %concati/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 3808509952, 0, 32;
    %concati/vec4 3, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 2702245888, 0, 32;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 3825270786, 0, 32;
    %concati/vec4 1, 0, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 3307307008, 0, 32;
    %concati/vec4 0, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %pushi/vec4 2550136832, 0, 34;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000106f440, 4, 0;
    %ix/getv 4, v000000000106fe40_0;
    %load/vec4a v000000000106f440, 4;
    %store/vec4 v000000000106f580_0, 0, 34;
    %load/vec4 v000000000106f580_0;
    %parti/s 3, 31, 6;
    %assign/vec4 v000000000106f3a0_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 5, 26, 6;
    %assign/vec4 v0000000001070130_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000010713f0_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000001070a90_0, 0;
    %load/vec4 v000000000106f580_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000000001071e90_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000000fefbb0;
T_9 ;
    %wait E_00000000010150a0;
    %load/vec4 v000000000106fe40_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 72 "$finish" {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top.v";
    "processor.v";
    "regfile.v";
