#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Sep 21 12:25:02 2022
# Process ID: 24304
# Current directory: C:/Users/jackf/School/Engineering/ECE3610/receiver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21712 C:\Users\jackf\School\Engineering\ECE3610\receiver\receiver.xpr
# Log file: C:/Users/jackf/School/Engineering/ECE3610/receiver/vivado.log
# Journal file: C:/Users/jackf/School/Engineering/ECE3610/receiver\vivado.jou
# Running On: Lambda, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 8, Host memory: 34110 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1371.941 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sim_1/new/receiver_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1371.941 ; gain = 0.000
run 50 us
update_compile_order -fileset sources_1
close [ open C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd w ]
add_files C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
Duplicate found in file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 12:32:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
Duplicate found in file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 12:32:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
Duplicate found in file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 12:33:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 13:31:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 13:32:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
open_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 13:34:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1639.348 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2271.414 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2271.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2417.824 ; gain = 1045.883
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-15:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2432.871 ; gain = 4.059
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4169.734 ; gain = 1736.863
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 13:46:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 13:46:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 13:47:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 13:48:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 13:50:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4255.980 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4274.391 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4274.391 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 13:52:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 13:55:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 13:56:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 13:58:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 13:59:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 14:00:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 14:04:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 14:06:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 14:07:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 14:08:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 14:16:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 14:17:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 14:18:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4335.410 ; gain = 4.387
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
run 50 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4335.410 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4364.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4364.617 ; gain = 0.000
run 50 us
run 50 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 14:31:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Sep 21 14:35:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 14:36:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sim_1/new/receiver_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5652.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sim_1/new/receiver_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 15:05:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5652.738 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/constrs_1/new/basys_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5652.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 5652.738 ; gain = 0.000
[Wed Sep 21 15:07:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 15:09:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5652.738 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5652.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5652.738 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 15:21:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 21 15:22:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 15:23:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 15:34:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 21 15:35:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 15:36:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-15:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5652.738 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 15:41:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 21 15:41:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 15:43:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AF2F1CA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AF2F1CA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2B77A
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2B77A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-736] The current top specification, "UART_Rx_Top", does not uniquely identify a single design element. Using "UART_Rx_Top" (Architecture: Behavioral, Library: xil_defaultlib, File: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'UART_Rx_Top(Behavioral)' found in library 'xil_defaultlib'
Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/FART.vhd
	(Active) Duplicate found at line 11 of file C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/UART_rx.vhd
[Wed Sep 21 15:52:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 21 15:53:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 15:54:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 1302 is out of target constraint range 0 to 868 [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 1302 is out of target constraint range 0 to 868 [C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd:65]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'receiver_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receiver [receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.receiver_tb
Built simulation snapshot receiver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "receiver_tb_behav -key {Behavioral:sim_1:Functional:receiver_tb} -tclbatch {receiver_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source receiver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'receiver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj receiver_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'receiver_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot receiver_tb_behav xil_defaultlib.receiver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5652.738 ; gain = 0.000
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
run 75 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep 21 16:16:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/synth_1/runme.log
[Wed Sep 21 16:16:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 21 16:23:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jackf/School/Engineering/ECE3610/receiver/receiver.runs/impl_1/UART_Rx_Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2F1CA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 18:27:07 2022...
