timestamp 1384715431
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_4T_31631261_X1_Y1_1678560933 PMOS_4T_31631261_X1_Y1_1678560933_0 1 0 688 0 -1 1512
use PMOS_4T_31631261_X1_Y1_1678560933 PMOS_4T_31631261_X1_Y1_1678560933_1 -1 0 688 0 -1 1512
use DP_NMOS_95268315_X1_Y1_1678560932 DP_NMOS_95268315_X1_Y1_1678560932_0 1 0 1204 0 1 1512
use SCM_NMOS_43308780_X1_Y1_1678560934 SCM_NMOS_43308780_X1_Y1_1678560934_0 1 0 1204 0 -1 1512
use CMB_PMOS_2_68553526_0_0_1678560931 CMB_PMOS_2_68553526_0_0_1678560931_0 -1 0 1204 0 1 1512
port "B" 5 860 588 860 588 m1
port "A" 4 516 588 516 588 m1
port "VN" 3 1634 714 1634 714 m2
port "VP" 2 516 168 516 168 m1
port "Y" 1 1032 1596 1032 1596 m1
node "B" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 516 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VN" 0 0 1634 714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VP" 0 0 516 168 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 0 0 1032 1596 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_828_140#" 4 554.465 828 140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 86464 3200 0 0 0 0 0 0 0 0
node "m1_602_140#" 0 84.1493 602 140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_516_1316#" 1 143.528 516 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_570_1400#" 1 412.814 570 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 17416 846 148160 2172 0 0 0 0 0 0
node "m1_1602_1484#" 2 249.245 1602 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8400 412 31808 1360 0 0 0 0 0 0 0 0
node "m1_1258_1568#" 1 446.803 1258 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 17416 846 148160 2172 0 0 0 0 0 0
node "m1_312_1316#" 2 198.006 312 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 22400 912 0 0 0 0 0 0 0 0
node "m1_946_1400#" 6 709.834 946 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30016 1520 81592 3250 51840 968 0 0 0 0 0 0
node "li_1093_1495#" 116 253.539 1093 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16000 840 28784 1364 0 0 0 0 0 0 0 0 0 0
node "li_1265_2419#" 32 344.272 1265 2419 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 31584 1352 3584 240 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_946_1400#" "m1_1602_1484#" 72.5785
cap "m1_570_1400#" "li_1093_1495#" 3.91355
cap "m1_828_140#" "m1_1602_1484#" 1.50221
cap "m1_570_1400#" "m1_602_140#" 3.8846
cap "li_1093_1495#" "m1_946_1400#" 112.738
cap "li_1265_2419#" "m1_1258_1568#" 23.8567
cap "m1_828_140#" "li_1093_1495#" 5.7034
cap "m1_828_140#" "m1_602_140#" 26.8663
cap "m1_1602_1484#" "m1_312_1316#" 0.74024
cap "m1_1602_1484#" "m1_1258_1568#" 5.39115
cap "li_1093_1495#" "m1_312_1316#" 9.44037
cap "li_1093_1495#" "m1_1258_1568#" 152.589
cap "m1_1258_1568#" "m1_602_140#" 0.19419
cap "li_1093_1495#" "li_1265_2419#" 20.883
cap "li_1093_1495#" "m1_1602_1484#" 11.8501
cap "m1_570_1400#" "m1_516_1316#" 78.0612
cap "m1_516_1316#" "m1_946_1400#" 7.10697
cap "m1_516_1316#" "m1_828_140#" 15.0478
cap "m1_570_1400#" "m1_946_1400#" 245.87
cap "m1_570_1400#" "m1_828_140#" 84.2756
cap "m1_516_1316#" "m1_312_1316#" 8.00002
cap "m1_828_140#" "m1_946_1400#" 46.4188
cap "m1_516_1316#" "m1_1258_1568#" 7.55587
cap "m1_570_1400#" "m1_312_1316#" 23.5552
cap "m1_570_1400#" "m1_1258_1568#" 97.2926
cap "m1_946_1400#" "m1_312_1316#" 7.05296
cap "m1_828_140#" "m1_312_1316#" 20.6797
cap "m1_946_1400#" "m1_1258_1568#" 195.399
cap "m1_828_140#" "m1_1258_1568#" 21.7315
cap "m1_516_1316#" "li_1265_2419#" 1.52476
cap "m1_1258_1568#" "m1_312_1316#" 9.14736
cap "m1_570_1400#" "li_1265_2419#" 4.39741
cap "m1_516_1316#" "m1_1602_1484#" 1.01771
cap "m1_946_1400#" "li_1265_2419#" 34.7656
cap "m1_828_140#" "li_1265_2419#" 6.81442
cap "m1_516_1316#" "m1_602_140#" 9.70256
cap "m1_570_1400#" "m1_1602_1484#" 14.2135
cap "VP" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 0.965886
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 49.7202
cap "B" "Y" 3.79286
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 4.157
cap "B" "VN" 4.45786
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 58.7571
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "A" 9.39296
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 18.7229
cap "VP" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 246.61
cap "B" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" -2.82328
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 31.6898
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" -3.73333
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "A" 13.8604
cap "B" "VP" 45.6554
cap "VP" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 256.353
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 34.6477
cap "VP" "Y" 0.326467
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 54.1713
cap "B" "A" 43.3632
cap "A" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 6.27117
cap "VN" "VP" 77.159
cap "B" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 3.46986
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 6.40542
cap "VP" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 34.0172
cap "VN" "A" 2.65626
cap "B" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 13.1513
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "A" 0.622314
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 110.789
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "Y" 9.27241
cap "VP" "A" 46.408
cap "B" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 44.8891
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "A" 0.112828
cap "A" "VN" 1.1555
cap "B" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 22.2739
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 4.20807
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 0.563853
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "VN" 4.42326
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "VN" -31.5237
cap "A" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 7.11262
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 22.0286
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 37.5667
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "VP" 4.82944
cap "VN" "VP" 95.3095
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "VN" 15.545
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "VP" 170.418
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 5.78147
cap "Y" "VN" 4.36742
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 2.84814
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "VN" 4.35687
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "B" 0.223478
cap "B" "VN" 2.17874
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 3.40383
cap "VP" "A" 2.82737
cap "VN" "VP" 110.924
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 1.36425
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 10.4922
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" -3.84894
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 85.8233
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "VP" 28.656
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 63.183
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 56.9514
cap "B" "VP" 2.58455
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "A" 1.64156
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 5.49578
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "VN" 55.4214
cap "Y" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 41.1527
cap "Y" "VN" 89.3846
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "VP" 131.074
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "A" 7.53946
cap "VN" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 14.246
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 6.66201
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "VP" 306.355
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 42.5972
cap "Y" "VP" 121.293
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "VP" 648.213
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 39.0372
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 126.621
cap "Y" "B" 0.809734
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "B" 6.35347
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "VP" 111.729
cap "VP" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 10.6814
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 0.123623
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 0.0520573
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 0.0466021
cap "VP" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 0.692068
cap "VN" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 1.44031
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "VN" 133.125
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "Y" 17.1887
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 27.584
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "Y" 13.7192
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "Y" 10.3766
cap "VN" "VP" 52.9575
cap "VP" "Y" 4.74242
cap "VN" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 1.08072
cap "Y" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 0.0783194
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 28.7995
cap "VN" "Y" -14.5255
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 46.8116
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 49.9225
cap "VP" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" 19.1126
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_200_252#" 0.00120949
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_200_252#" 0.000241897
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" -11.5319
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_200_252#" 0.00120949
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_200_252#" 0.00120949
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" 20.9726
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" 0.184755
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 0.117642
cap "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" 0.85983
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_200_252#" 0.0029409
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" 2.7039
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_200_252#" 0.0029409
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" 38.2357
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_200_252#" 0.0029409
cap "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_200_252#" 0.00058818
cap "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" 0.627118
merge "CMB_PMOS_2_68553526_0_0_1678560931_0/SUB" "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_147_462#" -53.7806 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_147_462#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#"
merge "DP_NMOS_95268315_X1_Y1_1678560932_0/a_147_462#" "m1_1602_1484#"
merge "m1_1602_1484#" "PMOS_4T_31631261_X1_Y1_1678560933_1/SUB"
merge "PMOS_4T_31631261_X1_Y1_1678560933_1/SUB" "PMOS_4T_31631261_X1_Y1_1678560933_0/SUB"
merge "PMOS_4T_31631261_X1_Y1_1678560933_0/SUB" "SUB"
merge "CMB_PMOS_2_68553526_0_0_1678560931_0/SCM_PMOS_7694812_X1_Y1_1678560932_1678560931_0/a_402_357#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_147_357#" -729.791 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -840 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_31631261_X1_Y1_1678560933_1/a_147_357#" "m1_312_1316#"
merge "m1_312_1316#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#"
merge "PMOS_4T_31631261_X1_Y1_1678560933_0/a_147_357#" "m1_516_1316#"
merge "CMB_PMOS_2_68553526_0_0_1678560931_0/PMOS_S_19745913_X1_Y1_1678560931_1678560931_0/a_230_357#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_402_462#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DP_NMOS_95268315_X1_Y1_1678560932_0/a_402_462#" "li_1093_1495#"
merge "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_200_252#" "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" -946.353 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -304 -4144 -260 0 0 0 0 0 0 0 0
merge "PMOS_4T_31631261_X1_Y1_1678560933_1/a_230_357#" "m1_570_1400#"
merge "CMB_PMOS_2_68553526_0_0_1678560931_0/PMOS_S_19745913_X1_Y1_1678560931_1678560931_0/w_0_0#" "VP" -30.8749 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "VP" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_200_252#"
merge "DP_NMOS_95268315_X1_Y1_1678560932_0/a_200_252#" "li_1265_2419#"
merge "li_1265_2419#" "PMOS_4T_31631261_X1_Y1_1678560933_1/w_0_0#"
merge "PMOS_4T_31631261_X1_Y1_1678560933_1/w_0_0#" "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#"
merge "PMOS_4T_31631261_X1_Y1_1678560933_0/w_0_0#" "m1_828_140#"
merge "m1_828_140#" "m1_602_140#"
merge "SCM_NMOS_43308780_X1_Y1_1678560934_0/a_402_462#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_372_252#" -731.199 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -634 0 0 0 0 0 0 0 0 0 0
merge "DP_NMOS_95268315_X1_Y1_1678560932_0/a_372_252#" "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#"
merge "PMOS_4T_31631261_X1_Y1_1678560933_0/a_230_357#" "m1_946_1400#"
merge "CMB_PMOS_2_68553526_0_0_1678560931_0/li_405_823#" "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" -793.381 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -4144 -260 0 0 0 0 0 0 0 0
merge "DP_NMOS_95268315_X1_Y1_1678560932_0/a_230_462#" "m1_1258_1568#"
