-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(136): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(160): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(192): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(197): ERROR: cannot read from 'out' object 'o_rx_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(196): ERROR: cannot read from 'out' object 'o_rx_dv'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(208): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(77): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(108): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(130): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(136): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(142): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(148): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(152): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(117): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(118): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(121): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(122): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(125): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(126): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(132): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(124): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(125): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(128): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(129): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(131): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(132): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(138): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(136): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(160): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(192): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(124): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(125): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(128): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(129): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(131): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(132): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(138): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(124): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(125): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(128): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(129): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(131): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(132): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(138): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(124): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(125): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(128): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(129): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(131): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(132): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(138): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(112): ERROR: 'write' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(113): ERROR: 'write' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(118): ERROR: 'write' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(119): ERROR: 'write' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(123): ERROR: 'write' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(124): ERROR: 'write' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(132): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(103): ERROR: syntax error near 'function' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(103): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(104): ERROR: 'value' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(104): ERROR: prefix of `Length attribute should be an array, array type, or subtype (VHDL-1191)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(105): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(106): ERROR: syntax error near 'loop' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(107): ERROR: syntax error near 'is' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(108): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(109): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(110): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(111): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(112): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(113): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(114): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(115): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(116): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(117): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(118): ERROR: syntax error near ':=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(119): ERROR: syntax error near ':=' (VHDL-1261)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(124): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(125): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(128): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(129): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(131): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(132): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(138): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(96): ERROR: prefix of 'image' should denote a scalar type (VHDL-1377)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(102): ERROR: prefix of 'image' should denote a scalar type (VHDL-1377)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(107): ERROR: prefix of 'image' should denote a scalar type (VHDL-1377)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(114): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(96): ERROR: prefix of 'image' should denote a scalar type (VHDL-1377)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(102): ERROR: prefix of 'image' should denote a scalar type (VHDL-1377)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(107): ERROR: prefix of 'image' should denote a scalar type (VHDL-1377)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(114): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(96): ERROR: 'to_string' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(102): ERROR: 'to_string' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(107): ERROR: 'to_string' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(115): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(48): ERROR: indexed name is not a 'integer' (VHDL-1120)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(48): ERROR: index type of attribute val should be integer (VHDL-1024)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(112): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(48): ERROR: indexed name is not a 'integer' (VHDL-1120)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(48): ERROR: index type of attribute val should be integer (VHDL-1024)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(117): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(56): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(99): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(97): ERROR: expression has 17 elements; expected 16 (VHDL-1077)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(97): ERROR: expression has 17 elements; expected 16 (VHDL-1077)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(65): ERROR: 's_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(65): ERROR: actual of formal out port 'o_spi_mosi' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(67): ERROR: 's_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(108): ERROR: unit 'tb_arch' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(197): ERROR: cannot read from 'out' object 'o_rx_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(196): ERROR: cannot read from 'out' object 'o_rx_dv'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(208): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(197): ERROR: cannot read from 'out' object 'o_rx_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(196): ERROR: cannot read from 'out' object 'o_rx_dv'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(208): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(197): ERROR: cannot read from 'out' object 'o_rx_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(196): ERROR: cannot read from 'out' object 'o_rx_dv'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(208): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(121): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(209): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Dual_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Dual_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(155): ERROR: 'fifo' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(197): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd(214): ERROR: 'o_stm32_rx_count' with mode 'out' cannot be read (VHDL-1359)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd(236): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(107): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(108): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(114): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(118): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(119): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(123): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(124): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(130): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(138): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(143): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(78): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(109): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(131): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(137): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(143): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(149): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(153): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(116): ERROR: expression has 32 elements; expected 16 (VHDL-1077)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(116): ERROR: expression has 32 elements; expected 16 (VHDL-1077)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(116): ERROR: expression has 32 elements; expected 16 (VHDL-1077)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(79): ERROR: type 'std_logic' does not match with a string literal (VHDL-1276)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd(127): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(78): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(109): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(131): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(137): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(143): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(149): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(153): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(78): ERROR: 'to_hstring' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(109): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(146): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(108): ERROR: 0 definitions of operator "&" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(145): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(108): ERROR: type conversion of 'unsigned' does not match with type 'string' (VHDL-1153)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(145): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(108): ERROR: 'to_string' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(145): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(109): ERROR: 'to_string' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(146): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(111): ERROR: 'to_string' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(148): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(28): ERROR: type error near 'temp_str' ; expected type 'text' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(28): ERROR: 'write' expects 2 arguments (VHDL-1311)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(28): ERROR: indexed name prefix type ' void' is not an array type (VHDL-1122)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(155): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(111): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(148): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(49): ERROR: syntax error near 'full_o' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd(147): ERROR: unit 'behave' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: 'r_clock' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: type error near 'r_clock' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(145): ERROR: 'r_reset' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(145): ERROR: type error near 'r_reset' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(146): ERROR: 'r_we' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(146): ERROR: type error near 'r_we' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(147): ERROR: 'r_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(147): ERROR: type error near 'r_re' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(148): ERROR: 'r_data' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(148): ERROR: type error near 'r_data' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(149): ERROR: 'w_full' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(149): ERROR: type error near 'w_full' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(149): ERROR: actual of formal out port 'full_o' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(150): ERROR: 'w_empty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(150): ERROR: type error near 'w_empty' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(150): ERROR: actual of formal out port 'empty_o' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(151): ERROR: 'w_afull' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(151): ERROR: type error near 'w_afull' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(151): ERROR: actual of formal out port 'almost_full_o' cannot be an expression (VHDL-1318)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(12): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(19): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(26): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(11): ERROR: 'num_of_bits_per_packet' cannot be used within its own interface list (VHDL-1316)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(21): ERROR: constant 'o_tx_ready' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: constant 'o_rx_dv' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: constant 'io_rx_byte_rising' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(26): ERROR: constant 'io_rx_byte_falling' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(29): ERROR: constant 'o_spi_clk' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(31): ERROR: constant 'o_spi_mosi' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(33): ERROR: unit 'spi_master' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(121): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(213): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd(55): ERROR: 'controller_dual_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd(92): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd(66): ERROR: 'controller_headstage' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd(130): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: 'r_clock' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: type error near 'r_clock' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(145): ERROR: 'r_reset' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(145): ERROR: type error near 'r_reset' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(146): ERROR: 'r_we' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(146): ERROR: type error near 'r_we' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(147): ERROR: 'r_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(147): ERROR: type error near 'r_re' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(148): ERROR: 'r_data' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(148): ERROR: type error near 'r_data' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(149): ERROR: 'w_full' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(149): ERROR: type error near 'w_full' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(149): ERROR: actual of formal out port 'full_o' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(150): ERROR: 'w_empty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(150): ERROR: type error near 'w_empty' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(150): ERROR: actual of formal out port 'empty_o' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(151): ERROR: 'w_afull' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(151): ERROR: type error near 'w_afull' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(151): ERROR: actual of formal out port 'almost_full_o' cannot be an expression (VHDL-1318)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(12): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(19): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(26): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(11): ERROR: 'num_of_bits_per_packet' cannot be used within its own interface list (VHDL-1316)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(21): ERROR: constant 'o_tx_ready' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: constant 'o_rx_dv' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: constant 'io_rx_byte_rising' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(26): ERROR: constant 'io_rx_byte_falling' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(29): ERROR: constant 'o_spi_clk' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(31): ERROR: constant 'o_spi_mosi' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(33): ERROR: unit 'spi_master' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(121): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(213): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(12): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(19): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(26): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(11): ERROR: 'num_of_bits_per_packet' cannot be used within its own interface list (VHDL-1316)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(21): ERROR: constant 'o_tx_ready' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: constant 'o_rx_dv' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: constant 'io_rx_byte_rising' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(26): ERROR: constant 'io_rx_byte_falling' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(29): ERROR: constant 'o_spi_clk' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(31): ERROR: constant 'o_spi_mosi' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(33): ERROR: unit 'spi_master' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(121): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(213): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(10): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(17): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(23): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(9): ERROR: 'num_of_bits_per_packet' cannot be used within its own interface list (VHDL-1316)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(19): ERROR: constant 'o_tx_ready' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(22): ERROR: constant 'o_rx_dv' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(23): ERROR: constant 'io_rx_byte_rising' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: constant 'io_rx_byte_falling' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(27): ERROR: constant 'o_spi_clk' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(29): ERROR: constant 'o_spi_mosi' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(31): ERROR: unit 'spi_master' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(121): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(213): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(35): ERROR: 'ceil' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(35): ERROR: type conversion expression type for 'integer' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(36): ERROR: 'ceil' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(36): ERROR: type conversion expression type for 'integer' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(190): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(11): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(18): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: 'num_of_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(10): ERROR: 'num_of_bits_per_packet' cannot be used within its own interface list (VHDL-1316)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(20): ERROR: constant 'o_tx_ready' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(23): ERROR: constant 'o_rx_dv' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(24): ERROR: constant 'io_rx_byte_rising' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(25): ERROR: constant 'io_rx_byte_falling' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(28): ERROR: constant 'o_spi_clk' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(30): ERROR: constant 'o_spi_mosi' can only be of mode 'in' (VHDL-1330)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(32): ERROR: unit 'spi_master' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(121): ERROR: 'spi_master' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(213): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(44): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(54): ERROR: 'clks_per_half_bit' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(55): ERROR: 'num_of_bits_per_packet' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(56): ERROR: 'cs_inactive_clks' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(58): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(118): ERROR: 'spi_master_cs' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(163): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(164): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(168): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(169): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(170): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(172): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(179): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(184): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(187): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(188): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(189): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(73): ERROR: 'controller_rhd64' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(142): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(44): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(54): ERROR: 'clks_per_half_bit' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(55): ERROR: 'num_of_bits_per_packet' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(56): ERROR: 'cs_inactive_clks' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(58): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(118): ERROR: 'spi_master_cs' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(163): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(164): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(168): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(169): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(170): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(172): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(179): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(184): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(187): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(188): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(189): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(73): ERROR: 'controller_rhd64' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(142): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(44): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(54): ERROR: 'clks_per_half_bit' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(55): ERROR: 'num_of_bits_per_packet' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(56): ERROR: 'cs_inactive_clks' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(58): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(118): ERROR: 'spi_master_cs' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(144): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(163): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(164): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(168): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(169): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(170): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(172): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(179): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(184): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(187): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(188): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(189): ERROR: signal assignments are not allowed inside an entity declaration statement (VHDL-1449)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(73): ERROR: 'controller_rhd64' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(142): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(127): ERROR: 'o_rx_count' with mode 'out' cannot be read (VHDL-1359)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(138): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(188): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(143): ERROR: 'int_fifo_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(143): ERROR: type error near 'int_fifo_re' ; expected type of VHDL port does not match its Verilog connection (VHDL-1829)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(188): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(69): ERROR: syntax error near 'UUT' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(142): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(69): ERROR: syntax error near 'UUT' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(142): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(69): ERROR: syntax error near 'UUT' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(142): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(180): ERROR: 'rd_data_o' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(193): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(132): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(142): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(189): ERROR: 'io_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(190): ERROR: 'io_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(198): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(135): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(159): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(191): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(136): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(213): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(88): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd(135): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(63): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(109): ERROR: unit 'tb_arch' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(135): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(159): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(191): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(63): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(109): ERROR: unit 'tb_arch' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(73): ERROR: syntax error near 'Edge_Indicator' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(82): ERROR: syntax error near 'elsif' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(82): ERROR: syntax error near 'then' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(88): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(91): ERROR: syntax error near 'elsif' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(94): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(99): ERROR: syntax error near 'elsif' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(104): ERROR: syntax error near 'else' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(106): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(109): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(127): ERROR: could not find a main label to match ending label 'byte_reg' (VHDL-1701)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(195): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(63): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(109): ERROR: unit 'tb_arch' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(70): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(195): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(63): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(109): ERROR: unit 'tb_arch' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(63): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd(109): ERROR: unit 'tb_arch' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/stimulus/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(88): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(135): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(97): ERROR: signal cannot be unconstrained (VHDL-1221)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(31): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(31): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(136): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(44): ERROR: design unit 'controller_rhd64' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(122): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(124): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(125): ERROR: 'o_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(125): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(126): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(126): ERROR: actual of formal out port 'o_rx_count' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(138): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(181): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(184): ERROR: 'o_rx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(194): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: 'tb_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(124): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(122): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(124): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(125): ERROR: 'o_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(125): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(126): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(126): ERROR: actual of formal out port 'o_rx_count' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(138): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(181): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(184): ERROR: 'o_rx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(194): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: 'tb_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(124): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(96): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(96): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(139): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(192): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: 'tb_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(124): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: design unit 'spi_master_cs' contains unconstrained port(s) (VHDL-1423)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(84): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(84): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(202): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(211): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(202): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(211): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot convert type 'integer' to type 'unsigned' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(202): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(211): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: illegal identifier '_TX_Count' (SORT-1005)
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: illegal identifier '_TX_Count' (VHDL-1392)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: '_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(202): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(211): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: illegal identifier '_TX_Count' (SORT-1005)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot convert type 'integer' to type 'unsigned' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(202): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(211): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot convert type 'integer' to type 'unsigned' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(210): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(96): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(96): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(139): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(192): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: 'tb_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(124): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: 'o_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(92): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(96): ERROR: 'i_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(96): ERROR: prefix of attribute 'range' should denote a scalar or array type (VHDL-1149)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(139): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(192): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot convert type 'integer' to type 'unsigned' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(210): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot convert type 'integer' to type 'unsigned' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(210): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot convert type 'integer' to type 'unsigned' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(210): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(121): ERROR: 'int_tx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(125): ERROR: 'int_rx_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(125): ERROR: actual of formal out port 'o_rx_count' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(137): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(190): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: 'tb_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(124): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: 'tb_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(54): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(98): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(107): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(110): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(124): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(78): ERROR: formal o_tx_ready is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(100): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(100): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(112): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(112): ERROR: actual  of formal o_dv must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(126): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: entity 'spi_master_cs' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(126): ERROR: 'i_rst_l' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(127): ERROR: 'i_clk' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(129): ERROR: 'i_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(130): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: 'o_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: 'o_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(138): ERROR: 'i_spi_miso' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 0 definitions of operator "and" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(165): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: 'i_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(146): ERROR: 'i_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(144): ERROR: sensitivity list can only have static signal names (VHDL-1445)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(67): ERROR: 'i_tx_dv' is not a type (VHDL-1238)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(67): ERROR: 'std_logic' is not a (resolution) function (VHDL-1234)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(67): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(140): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(193): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: entity 'spi_master_cs' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(126): ERROR: 'i_rst_l' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(127): ERROR: 'i_clk' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(129): ERROR: 'i_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(130): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: 'o_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: 'o_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(138): ERROR: 'i_spi_miso' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 0 definitions of operator "and" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(165): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: 'i_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(146): ERROR: 'i_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(144): ERROR: sensitivity list can only have static signal names (VHDL-1445)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(81): ERROR: 'spi_master_cs' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(124): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: entity 'spi_master_cs' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(126): ERROR: 'i_rst_l' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(127): ERROR: 'i_clk' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(129): ERROR: 'i_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(130): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: 'o_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: 'o_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(138): ERROR: 'i_spi_miso' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 0 definitions of operator "and" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(165): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: 'i_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(146): ERROR: 'i_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(144): ERROR: sensitivity list can only have static signal names (VHDL-1445)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(81): ERROR: 'spi_master_cs' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(124): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(62): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(74): ERROR: entity 'spi_master_cs' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(126): ERROR: 'i_rst_l' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(127): ERROR: 'i_clk' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(129): ERROR: 'i_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(130): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: 'o_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: 'o_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(135): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(138): ERROR: 'i_spi_miso' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(155): ERROR: 0 definitions of operator "and" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(165): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: 'i_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(151): ERROR: actual  of formal s must be a signal (VHDL-1319)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(146): ERROR: 'i_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(144): ERROR: sensitivity list can only have static signal names (VHDL-1445)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(81): ERROR: 'spi_master_cs' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(124): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(71): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(76): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(78): ERROR: 't_sm_cs' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(87): ERROR: syntax error near 'component' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(90): ERROR: 'clks_per_half_bit' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(91): ERROR: 'num_of_bits_per_packet' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(93): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(131): ERROR: 'w_master_ready' with mode 'in' cannot be updated (VHDL-1358)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(133): ERROR: 'r_rx_dv' with mode 'in' cannot be updated (VHDL-1358)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(140): ERROR: component instantiations are not allowed inside an entity declaration statement (VHDL-1449)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(147): ERROR: 'r_sm_cs' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(148): ERROR: cannot update object 'r_cs_n' of mode 'in' (VHDL-1327)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(148): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(149): ERROR: cannot update object 'r_tx_count' of mode 'in' (VHDL-1327)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(149): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(150): ERROR: cannot update object 'r_cs_inactive_count' of mode 'in' (VHDL-1327)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(150): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: cannot update object 'r_tx_count' of mode 'in' (VHDL-1327)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(156): ERROR: signal assignments are not allowed in an entity declaration (VHDL-1527)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(81): ERROR: 'spi_master_cs' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(124): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(67): ERROR: 'i_tx_dv' is not a type (VHDL-1238)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(67): ERROR: 'std_logic' is not a (resolution) function (VHDL-1234)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(67): ERROR: syntax error near ':' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v(63): ERROR: unit 'fifo_mem' is ignored due to previous errors (VHDL-1284)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(140): ERROR: 'fifo_mem' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(193): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: formal o_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(210): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(40): ERROR: binding entity 'spi_master_uniq_0' does not have port 'o_rx_byte_rising' (VHDL-1324)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(41): ERROR: binding entity 'spi_master_uniq_0' does not have port 'o_rx_byte_falling' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(134): ERROR: formal o_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd(210): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(40): ERROR: binding entity 'spi_master_uniq_0' does not have port 'o_rx_byte_rising' (VHDL-1324)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(41): ERROR: binding entity 'spi_master_uniq_0' does not have port 'o_rx_byte_falling' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(40): ERROR: binding entity 'spi_master_uniq_0' does not have port 'o_rx_byte_rising' (VHDL-1324)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(41): ERROR: binding entity 'spi_master_uniq_0' does not have port 'o_rx_byte_falling' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd(164): ERROR: 'io_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd(191): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(93): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd(121): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(9): ERROR: syntax error near ',' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(61): ERROR: entity 'controller_headstage' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(66): ERROR: 'rhd64_clks_per_half_bit' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(67): ERROR: 'rhd64_spi_num_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(68): ERROR: 'rhd64_cs_inactive_clks' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(98): ERROR: 'stm32_clks_per_half_bit' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(99): ERROR: 'stm32_spi_num_bits_per_packet' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(100): ERROR: 'stm32_cs_inactive_clks' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(147): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(160): ERROR: 'rhd64_clks_per_half_bit' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(161): ERROR: 'rhd64_spi_num_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(162): ERROR: 'rhd64_cs_inactive_clks' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(165): ERROR: 'i_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(166): ERROR: 'i_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(167): ERROR: 'o_rhd64_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(167): ERROR: actual of formal out port 'o_spi_clk' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(168): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(169): ERROR: 'o_rhd64_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(169): ERROR: actual of formal out port 'o_spi_mosi' cannot be an expression (VHDL-1318)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(18): ERROR: syntax error near 'constant' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(21): ERROR: syntax error near 'signal' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(65): ERROR: 'controller_headstage' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(106): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(125): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(147): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(171): ERROR: 'int_rhd64_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(172): ERROR: 'int_rhd64_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(173): ERROR: 'int_rhd64_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(173): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(179): ERROR: 'int_fifo_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(180): ERROR: 'int_fifo_q' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(180): ERROR: actual of formal out port 'o_fifo_q' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(181): ERROR: 'int_fifo_empty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(181): ERROR: actual of formal out port 'o_fifo_empty' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(182): ERROR: 'int_fifo_full' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(182): ERROR: actual of formal out port 'o_fifo_full' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(183): ERROR: 'int_fifo_aempty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(183): ERROR: actual of formal out port 'o_fifo_aempty' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(184): ERROR: 'int_fifo_afull' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(184): ERROR: actual of formal out port 'o_fifo_afull' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(198): ERROR: 'int_stm32_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(199): ERROR: 'int_stm32_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(200): ERROR: 'int_stm32_tx_ready' is not declared (VHDL-1241)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(18): ERROR: syntax error near 'constant' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(21): ERROR: syntax error near 'signal' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(72): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(99): ERROR: formal o_rhd64_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(106): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(125): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(147): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(171): ERROR: 'int_rhd64_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(172): ERROR: 'int_rhd64_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(173): ERROR: 'int_rhd64_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(173): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(179): ERROR: 'int_fifo_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(180): ERROR: 'int_fifo_q' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(180): ERROR: actual of formal out port 'o_fifo_q' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(181): ERROR: 'int_fifo_empty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(181): ERROR: actual of formal out port 'o_fifo_empty' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(182): ERROR: 'int_fifo_full' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(182): ERROR: actual of formal out port 'o_fifo_full' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(183): ERROR: 'int_fifo_aempty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(183): ERROR: actual of formal out port 'o_fifo_aempty' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(184): ERROR: 'int_fifo_afull' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(184): ERROR: actual of formal out port 'o_fifo_afull' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(198): ERROR: 'int_stm32_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(199): ERROR: 'int_stm32_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(200): ERROR: 'int_stm32_tx_ready' is not declared (VHDL-1241)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(18): ERROR: syntax error near 'constant' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(21): ERROR: syntax error near 'signal' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(72): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(99): ERROR: formal o_rhd64_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(106): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: 'tb_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(125): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(222): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(297): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(100): ERROR: formal o_rhd64_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(126): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(100): ERROR: formal o_rhd64_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(126): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(175): ERROR: 'io_rhd64_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(175): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(176): ERROR: 'io_rhd64_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(176): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(297): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(175): ERROR: 'io_rhd64_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(175): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(176): ERROR: 'io_rhd64_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(176): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(297): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(223): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(242): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(253): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(282): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: syntax error near 'tb_Controller_Mode' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(223): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(242): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(253): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(282): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: syntax error near 'tb_Controller_Mode' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(226): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(238): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(249): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(278): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: syntax error near 'tb_Controller_Mode' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(249): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(278): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: syntax error near 'tb_Controller_Mode' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(280): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(108): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: syntax error near 'tb_Controller_Mode' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(280): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: syntax error near 'tb_Controller_Mode' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(118): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(280): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(132): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(280): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: expression has 16 elements; expected 4 (VHDL-1077)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(115): ERROR: expression has 16 elements; expected 4 (VHDL-1077)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(280): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(168): ERROR: syntax error near '=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(171): ERROR: syntax error near '=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(184): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(205): ERROR: syntax error near 'architecture' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(205): ERROR: type error near 'rtl' ; expected type ' void' (VHDL-1272)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(241): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(305): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(102): ERROR: syntax error near 'tb_Rst_L' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(212): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(169): ERROR: syntax error near 'int_FIFO_DATA' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(205): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(241): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(305): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(169): ERROR: syntax error near 'int_FIFO_DATA' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(205): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(241): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(305): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(102): ERROR: syntax error near 'tb_Rst_L' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(212): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(241): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(305): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(102): ERROR: syntax error near 'tb_Rst_L' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(212): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(65): ERROR: binding entity 'spi_master_cs_uniq_0' does not have port 'i_controller_mode' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(102): ERROR: syntax error near 'tb_Rst_L' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(212): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(65): ERROR: binding entity 'spi_master_cs_uniq_0' does not have port 'i_controller_mode' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(241): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(305): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(102): ERROR: syntax error near 'tb_Rst_L' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(109): ERROR: syntax error near 'wait' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd(212): ERROR: unit 'sim' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' is ignored due to errors (VHDL-1482)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(65): ERROR: binding entity 'spi_master_cs_uniq_0' does not have port 'i_controller_mode' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd(65): ERROR: binding entity 'spi_master_cs_uniq_0' does not have port 'i_controller_mode' (VHDL-1324)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(241): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(305): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(170): ERROR: 'tb_controller_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(242): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(306): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(111): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(134): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(242): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(306): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(111): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(134): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(111): ERROR: 'tb_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd(134): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(243): ERROR: syntax error near 'signal' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(251): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(252): ERROR: 'channel' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(257): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(261): ERROR: 'convert_cmd' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(262): ERROR: 'convert_cmd' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(264): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(269): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(274): ERROR: 'data_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(275): ERROR: 'data_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(276): ERROR: 'combined_data' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(277): ERROR: 'combined_data' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(280): ERROR: 'channel' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(282): ERROR: 'channel' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(279): ERROR: 'channel' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(284): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(290): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(255): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(260): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(160): ERROR: 't_sm_steps' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(161): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(252): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(258): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(265): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(270): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(285): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(291): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(256): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(261): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(267): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(273): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(160): ERROR: 't_sm_steps' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(161): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(252): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(258): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(265): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(270): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(285): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(291): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(256): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(261): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(267): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(273): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/top_module.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/top_module.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/top_module.vhd(128): ERROR: syntax error near 'end' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/top_module.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(160): ERROR: 't_sm_steps' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(161): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(252): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(258): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(265): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(270): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(285): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(291): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(256): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(261): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(267): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(273): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(159): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(250): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(256): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(263): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(268): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(283): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(289): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(254): ERROR: type error near 'idle' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(259): ERROR: type error near 'send_convert_cmd' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(265): ERROR: type error near 'wait_for_ready' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(271): ERROR: type error near 'read_data' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd(309): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_Headstage_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(166): ERROR: 'controller_rhd64' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(308): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(166): ERROR: 'controller_headstage_fifo' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(308): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(176): ERROR: 'tb_controller_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(309): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(158): ERROR: syntax error near 'type' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(158): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(159): ERROR: 't_sm_steps' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(251): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(257): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(264): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(269): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(284): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(290): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(254): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(310): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(167): ERROR: 'controller_rhd64' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: formal i_tx_count is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(236): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: formal i_tx_count is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: formal i_tx_count is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(236): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(177): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(204): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(224): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(299): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(177): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(204): ERROR: formal io_rx_byte_rising is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(224): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(299): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(224): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(299): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(224): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(299): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(66): ERROR: 'controller_headstage_spi' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(76): ERROR: formal i_controller_mode is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(127): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(172): ERROR: 'tb_controller_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(304): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(83): ERROR: expression has 128 elements; formal 'o_stm32_tx_byte' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(87): ERROR: expression has 128 elements; formal 'o_stm32_rx_byte_rising' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(88): ERROR: expression has 128 elements; formal 'o_fifo_data' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(91): ERROR: expression has 128 elements; formal 'o_fifo_q' expects 32 (VHDL-1549)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(248): ERROR: indexed name is not a 'std_logic_vector' (VHDL-1120)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(251): ERROR: process cannot have both a wait statement and a sensitivity list (VHDL-1195)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(243): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(243): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(331): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: 'random' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: type conversion expression type for 'integer' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: cannot convert type 'unsigned' to type 'std_logic' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(112): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: 'random' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: cannot convert type 'natural' to type 'std_logic' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(112): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: 'random' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(62): ERROR: cannot convert type 'natural' to type 'std_logic' (VHDL-1029)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd(112): ERROR: unit 'tb' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(175): ERROR: 'data_array' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(250): ERROR: cannot read from 'out' object 'o_fifo_empty'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(335): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(175): ERROR: 'data_array' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(250): ERROR: cannot read from 'out' object 'o_fifo_empty'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(335): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(250): ERROR: cannot read from 'out' object 'o_fifo_empty'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(336): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(250): ERROR: cannot read from 'out' object 'o_fifo_empty'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(336): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(247): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(336): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(248): ERROR: cannot read from 'out' object 'o_fifo_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(248): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(338): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(248): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(338): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(248): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(338): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(248): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(339): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(84): ERROR: expression has 1024 elements; formal 'o_stm32_tx_byte' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(88): ERROR: expression has 1024 elements; formal 'o_stm32_rx_byte_rising' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(89): ERROR: expression has 1024 elements; formal 'o_fifo_data' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(93): ERROR: expression has 1024 elements; formal 'o_fifo_q' expects 32 (VHDL-1549)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(117): ERROR: syntax error near 'open' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(338): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(117): ERROR: syntax error near 'open' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(338): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(88): ERROR: expression has 1024 elements; formal 'o_stm32_rx_byte_rising' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(89): ERROR: expression has 1024 elements; formal 'o_fifo_data' expects 32 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd(93): ERROR: expression has 1024 elements; formal 'o_fifo_q' expects 32 (VHDL-1549)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(223): ERROR: expression has 32 elements; formal 'i_tx_byte' expects 1024 (VHDL-1549)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(227): ERROR: expression has 32 elements; formal 'o_rx_byte_rising' expects 1024 (VHDL-1549)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(191): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(192): ERROR: 'i_controller_mode' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(203): ERROR: 'o_fifo_data' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(204): ERROR: 'o_fifo_count' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(205): ERROR: 'o_fifo_we' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(207): ERROR: 'o_fifo_q' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(208): ERROR: 'o_fifo_empty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(209): ERROR: 'o_fifo_full' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: 'o_fifo_aempty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(211): ERROR: 'o_fifo_afull' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(224): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(191): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(192): ERROR: 'i_controller_mode' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(203): ERROR: 'o_fifo_data' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(204): ERROR: 'o_fifo_count' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(205): ERROR: 'o_fifo_we' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(207): ERROR: 'o_fifo_q' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(208): ERROR: 'o_fifo_empty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(209): ERROR: 'o_fifo_full' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: 'o_fifo_aempty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(211): ERROR: 'o_fifo_afull' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(224): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(250): ERROR: cannot update object 'i_rst_l' of mode 'in' (VHDL-1327)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(340): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(179): ERROR: 'testing' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(320): ERROR: 'tesing' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(343): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(320): ERROR: 'tesing' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(343): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(271): ERROR: syntax error near '=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(348): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(271): ERROR: syntax error near '=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(325): ERROR: 'testing' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(348): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(271): ERROR: syntax error near '=' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(348): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd(179): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(277): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(348): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(251): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(277): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(348): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(184): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(192): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(194): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(195): ERROR: 'i_controller_mode' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(206): ERROR: 'o_fifo_data' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(207): ERROR: 'o_fifo_count' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(208): ERROR: 'o_fifo_we' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: 'o_fifo_q' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(211): ERROR: 'o_fifo_empty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(212): ERROR: 'o_fifo_full' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(213): ERROR: 'o_fifo_aempty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(214): ERROR: 'o_fifo_afull' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(227): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(184): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(192): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(194): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(195): ERROR: 'i_controller_mode' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(206): ERROR: 'o_fifo_data' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(207): ERROR: 'o_fifo_count' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(208): ERROR: 'o_fifo_we' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: 'o_fifo_q' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(211): ERROR: 'o_fifo_empty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(212): ERROR: 'o_fifo_full' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(213): ERROR: 'o_fifo_aempty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(214): ERROR: 'o_fifo_afull' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(227): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(192): ERROR: syntax error near 'port' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(194): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(195): ERROR: 'i_controller_mode' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(206): ERROR: 'o_fifo_data' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(207): ERROR: 'o_fifo_count' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(208): ERROR: 'o_fifo_we' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(210): ERROR: 'o_fifo_q' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(211): ERROR: 'o_fifo_empty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(212): ERROR: 'o_fifo_full' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(213): ERROR: 'o_fifo_aempty' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(214): ERROR: 'o_fifo_afull' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(227): ERROR: 'i_clk' is already declared in this region (VHDL-1223)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: type error near 'to_unsigned' ; expected type 'natural' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: could not find a match for subprogram 'to_unsigned' (VHDL-1773)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(181): ERROR: deferred constant 'hex_data_stm32' is only allowed inside a package declaration (VHDL-1434)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(349): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(259): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(249): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(259): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(267): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(249): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(259): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(267): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(249): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(259): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(267): ERROR: use := to assign to variable 'counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(351): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(351): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(249): ERROR: use := to assign to variable 'stm32_counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(259): ERROR: use := to assign to variable 'stm32_counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(267): ERROR: use := to assign to variable 'stm32_counter' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: use := to assign to variable 'temp_buffer' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(353): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(257): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: 0 definitions of operator ">=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(264): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(350): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: 0 definitions of operator ">=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(354): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: 0 definitions of operator "=" match here (VHDL-1052)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(354): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: syntax error near ''' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(354): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(256): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(258): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(354): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(314): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(321): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(325): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(327): ERROR: syntax error near 'case' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(316): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(323): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(327): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(329): ERROR: syntax error near 'case' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(305): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd(359): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_SPI_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(254): ERROR: syntax error near 'end' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(259): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'integer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: type error near 'integer' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(263): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: 'num_data' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(274): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(280): ERROR: 'temp_buffer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(284): ERROR: 'temp_buffer' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(278): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(303): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(313): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(324): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(328): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(333): ERROR: use := to assign to variable 'state' (VHDL-1289)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(259): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'integer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: type error near 'integer' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(263): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: 'num_data' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(274): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(280): ERROR: 'temp_buffer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(284): ERROR: 'temp_buffer' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(278): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(303): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(313): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(324): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(328): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(333): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(335): ERROR: use := to assign to variable 'state' (VHDL-1289)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(256): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'integer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: type error near 'integer' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(263): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: 'num_data' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(274): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(280): ERROR: 'temp_buffer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(284): ERROR: 'temp_buffer' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(278): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(372): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(256): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: 'integer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: type error near 'integer' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(263): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(268): ERROR: 'state_sampling' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: 'num_data' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(275): ERROR: 'state_sampling' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(274): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(280): ERROR: 'temp_buffer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(284): ERROR: 'temp_buffer' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(286): ERROR: 'state_sampling' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(278): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(290): ERROR: 'state_sampling' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(293): ERROR: 'state_sampling' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(295): ERROR: 'state_sampling' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(298): ERROR: 'state_sampling' is not a variable (VHDL-1352)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(255): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(259): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: 'integer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(261): ERROR: type error near 'integer' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(267): ERROR: 'state' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(268): ERROR: 'num_data' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(274): ERROR: 'state' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(273): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(279): ERROR: 'temp_buffer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(283): ERROR: 'temp_buffer' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(285): ERROR: 'state' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(277): ERROR: 'num_data' is illegal in an expression (VHDL-1312)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(289): ERROR: 'state' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(292): ERROR: 'state' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(294): ERROR: 'state' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(297): ERROR: 'state' is not a variable (VHDL-1352)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(324): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(328): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(333): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(335): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(340): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(318): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(372): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(250): ERROR: case statement does not cover all choices; 'others' clause is needed (VHDL-1037)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(336): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(343): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(347): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(349): ERROR: syntax error near 'case' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(286): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(288): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(381): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(286): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(288): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(381): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(286): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(288): ERROR: use <= to assign to signal 'stm32_counter' (VHDL-1288)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(381): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(292): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(296): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(300): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(303): ERROR: type 'boolean' does not match with the integer literal (VHDL-1278)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(303): ERROR: syntax error near '=>' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(305): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(307): ERROR: syntax error near 'case' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(309): ERROR: syntax error near 'process' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(320): ERROR: syntax error near 'variable' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(320): ERROR: 'state' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(320): ERROR: 'integer' is not a variable (VHDL-1352)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(321): ERROR: syntax error near 'begin' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(343): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(349): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(351): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(353): ERROR: syntax error near 'case' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(345): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(351): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(353): ERROR: syntax error near 'when' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(355): ERROR: syntax error near 'case' (VHDL-1261)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(310): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(314): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(319): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(321): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(326): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(304): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(358): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(311): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(315): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(320): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(322): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(327): ERROR: use := to assign to variable 'state' (VHDL-1289)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(359): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(253): ERROR: type conversion of 'std_logic_vector' does not match with type 'integer' (VHDL-1153)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(258): ERROR: syntax error near 'then' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: syntax error near 'else' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: syntax error near 'if' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: syntax error near 'else' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(362): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(253): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: syntax error near 'else' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(362): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: syntax error near 'else' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(362): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(187): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(205): ERROR: 'int_rhd64_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(206): ERROR: 'int_rhd64_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(207): ERROR: 'int_rhd64_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(207): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(212): ERROR: 'int_fifo_count' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(212): ERROR: actual of formal out port 'o_fifo_count' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(214): ERROR: 'int_fifo_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(215): ERROR: 'int_fifo_q' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(215): ERROR: actual of formal out port 'o_fifo_q' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(216): ERROR: 'int_fifo_empty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(216): ERROR: actual of formal out port 'o_fifo_empty' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(217): ERROR: 'int_fifo_full' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(217): ERROR: actual of formal out port 'o_fifo_full' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(218): ERROR: 'int_fifo_aempty' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(218): ERROR: actual of formal out port 'o_fifo_aempty' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(219): ERROR: 'int_fifo_afull' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(219): ERROR: actual of formal out port 'o_fifo_afull' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(233): ERROR: 'int_stm32_tx_byte' is not declared (VHDL-1241)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(254): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(260): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(262): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(269): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(273): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(278): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(282): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(284): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(287): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(257): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(340): ERROR: type error near 'num_data' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(341): ERROR: 'stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(364): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(340): ERROR: type error near 'num_data' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(341): ERROR: type error near 'stm32_state' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(364): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(341): ERROR: type error near 'stm32_state' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(364): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd(82): ERROR: 'tb_num_data' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd(82): ERROR: actual of formal out port 'o_num_data' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd(83): ERROR: 'tb_stm32_state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd(83): ERROR: actual of formal out port 'o_stm32_state' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd(141): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(285): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(287): ERROR: 'state' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(372): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd(294): ERROR: choice '4' is already covered (VHDL-1045)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
<<<<<<< HEAD
=======
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(28): ERROR: 'stm32_spi_num_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(34): ERROR: 'stm32_spi_num_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(62): ERROR: unit 'controller_rhd64_config' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(135): ERROR: 'i_fifo_re' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(141): ERROR: 'spi_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(142): ERROR: 'clks_per_half_bit' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(143): ERROR: 'num_of_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(144): ERROR: 'cs_inactive_clks' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(149): ERROR: 'i_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(150): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(151): ERROR: 'int_stm32_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(151): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(152): ERROR: 'int_stm32_rx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(152): ERROR: actual of formal out port 'o_rx_dv' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(153): ERROR: 'int_stm32_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(153): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(154): ERROR: 'int_stm32_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(154): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(156): ERROR: 'o_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(156): ERROR: actual of formal out port 'o_spi_clk' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(157): ERROR: 'i_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(158): ERROR: 'o_spi_mosi' is not declared (VHDL-1241)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(140): ERROR: 'spi_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(141): ERROR: 'clks_per_half_bit' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(142): ERROR: 'num_of_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(143): ERROR: 'cs_inactive_clks' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(148): ERROR: 'i_tx_byte' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(149): ERROR: 'i_tx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(150): ERROR: 'int_stm32_tx_ready' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(150): ERROR: actual of formal out port 'o_tx_ready' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(151): ERROR: 'int_stm32_rx_dv' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(151): ERROR: actual of formal out port 'o_rx_dv' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(152): ERROR: 'int_stm32_rx_byte_rising' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(152): ERROR: actual of formal out port 'o_rx_byte_rising' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(153): ERROR: 'int_stm32_rx_byte_falling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(153): ERROR: actual of formal out port 'o_rx_byte_falling' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(155): ERROR: 'o_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(155): ERROR: actual of formal out port 'o_spi_clk' cannot be an expression (VHDL-1318)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(156): ERROR: 'i_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(157): ERROR: 'o_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(157): ERROR: actual of formal out port 'o_spi_mosi' cannot be an expression (VHDL-1318)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(162): ERROR: 'controller_stm32_fifo' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(231): ERROR: cannot read from 'out' object 'o_rhd64_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(312): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(231): ERROR: cannot read from 'out' object 'o_rhd64_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(312): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(231): ERROR: cannot read from 'out' object 'o_rhd64_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(312): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(72): ERROR: 'controller_rhd64_config' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(144): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(72): ERROR: 'controller_rhd64_config' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(144): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(82): ERROR: formal o_num_data is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(144): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(164): ERROR: syntax error near 'buffer' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(263): ERROR: syntax error near 'buffer' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(263): ERROR: type error near 'int_rhd64_rx_byte_rising' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(283): ERROR: syntax error near 'buffer' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(287): ERROR: 'xff' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(328): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(262): ERROR: syntax error near 'buffer' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(262): ERROR: type error near 'int_rhd64_rx_byte_rising' ; expected type 'integer' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(282): ERROR: syntax error near 'buffer' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(286): ERROR: 'xff' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(327): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(283): ERROR: syntax error near 'buffer' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(287): ERROR: 'xff' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(328): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(287): ERROR: 'xff' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(328): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(287): ERROR: type 'natural' does not match with a string literal (VHDL-1276)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(328): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(287): ERROR: 'xff' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd(328): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(122): ERROR: 'stm32_spi_num_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(126): ERROR: 'stm32_spi_num_bits_per_packet' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(152): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(164): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(161): ERROR: 'controller_rhd64_config' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(177): ERROR: 'controller_rhd64_sampling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(223): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(223): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(223): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(224): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(224): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(224): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(225): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(225): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(225): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(226): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(226): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(226): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(160): ERROR: syntax error near ';' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(172): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(169): ERROR: 'controller_rhd64_config' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(189): ERROR: syntax error near 'STM32_CS_INACTIVE_CLKS' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(185): ERROR: 'controller_rhd64_sampling' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: syntax error near 'out' (VHDL-1261)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(172): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(181): ERROR: type error near 'ss_slave_sig' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(189): ERROR: syntax error near 'STM32_CS_INACTIVE_CLKS' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: syntax error near 'out' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(238): ERROR: 'in_rhd64_spi_miso' is already declared in this region (VHDL-1223)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(172): ERROR: syntax error near ')' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(181): ERROR: type error near 'ss_slave_sig' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(189): ERROR: syntax error near 'STM32_CS_INACTIVE_CLKS' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: syntax error near 'out' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(238): ERROR: 'in_rhd64_spi_miso' is already declared in this region (VHDL-1223)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(178): ERROR: type error near 'ss_slave_sig' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(186): ERROR: syntax error near 'STM32_CS_INACTIVE_CLKS' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(228): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(228): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(228): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: syntax error near 'out' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: 'in_rhd64_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: syntax error near 'in' (VHDL-1261)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(178): ERROR: type error near 'ss_slave_sig' ; expected type 'std_logic' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(186): ERROR: syntax error near 'STM32_CS_INACTIVE_CLKS' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(228): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(228): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(228): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: syntax error near 'out' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(234): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: 'in_rhd64_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: syntax error near 'in' (VHDL-1261)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(239): ERROR: 'inout_stm32_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(240): ERROR: 'inout_stm32_spi_miso_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(241): ERROR: 'inout_stm32_spi_cs_n_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(243): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(244): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(245): ERROR: 'in_rhd64_spi_miso_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(246): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(250): ERROR: 'o_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(251): ERROR: 'inout_stm32_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(252): ERROR: 'i_stm32_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(253): ERROR: 'inout_stm32_spi_cs_n_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: 'inout_stm32_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(229): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: 'inout_stm32_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(230): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_mosi' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: 'inout_stm32_spi_cs_n' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: syntax error near 'inout' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(232): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: 'out_rhd64_spi_clk' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: syntax error near 'out' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(235): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(236): ERROR: 'in_rhd64_spi_miso' is already declared in this region (VHDL-1223)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(236): ERROR: syntax error near 'in' (VHDL-1261)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(236): ERROR: type error near 'std_logic' ; expected type ' void' (VHDL-1272)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(237): ERROR: 'out_rhd64_spi_mosi' is already declared in this region (VHDL-1223)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(253): ERROR: 'inout_stm32_spi_cs_n_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(253): ERROR: 'inout_stm32_spi_cs_n_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(109): ERROR: mismatch on label ; expected 'testbench' (VHDL-1135)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(109): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(253): ERROR: 'inout_stm32_spi_cs_n_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(70): ERROR: formal stm32_spi_num_bits_per_packet is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(78): ERROR: formal i_rst_l is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd(133): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(253): ERROR: 'inout_stm32_spi_cs_n_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'out_rhd64_spi_clk_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'out_rhd64_spi_mosi_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'out_rhd64_spi_cs_n_si' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(255): ERROR: 'o_rhd64_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(256): ERROR: 'o_rhd64_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(257): ERROR: 'i_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(258): ERROR: 'o_rhd64_spi_cs_n' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(267): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(70): ERROR: 'i_controller_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(74): ERROR: 'i_rst_l' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(77): ERROR: 'inout_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(78): ERROR: 'inout_stm32_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(79): ERROR: 'inout_stm32_spi_cs_n' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(81): ERROR: 'i_controller_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(83): ERROR: 'inout_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(84): ERROR: 'inout_stm32_spi_cs_n' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(85): ERROR: 'inout_stm32_spi_mosi' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(92): ERROR: 'i_controller_mode' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(102): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(1): ERROR: entity 'controller_rhd64_modes_tb' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(3): ERROR: 'time' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(3): ERROR: 'ns' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(4): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(5): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(6): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(7): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(8): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(9): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(11): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(12): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(13): ERROR: 'std_logic_vector' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(15): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(16): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(17): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(18): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(20): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(21): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(22): ERROR: 'std_logic' is not declared (VHDL-1241)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(205): ERROR: cannot read from 'out' object 'out_rhd64_spi_clk'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(206): ERROR: cannot read from 'out' object 'out_rhd64_spi_mosi'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(207): ERROR: 'tb_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(208): ERROR: cannot read from 'out' object 'out_rhd64_spi_cs_n'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(215): ERROR: 'in_stm32_spi_miso_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(220): ERROR: 'in_rhd64_spi_miso_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(1): ERROR: entity 'controller_rhd64_modes_tb' is not yet compiled (VHDL-1059)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(3): ERROR: 'time' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(3): ERROR: 'ns' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(4): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(5): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(6): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(7): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(8): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(9): ERROR: 'integer' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(11): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(12): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(13): ERROR: 'std_logic_vector' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(15): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(16): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(17): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(18): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(20): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(21): ERROR: 'std_logic' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(22): ERROR: 'std_logic' is not declared (VHDL-1241)
-- Sorry, too many errors..
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(205): ERROR: cannot read from 'out' object 'out_rhd64_spi_clk'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(206): ERROR: cannot read from 'out' object 'out_rhd64_spi_mosi'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(207): ERROR: 'tb_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(208): ERROR: cannot read from 'out' object 'out_rhd64_spi_cs_n'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(215): ERROR: 'in_stm32_spi_miso_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(220): ERROR: 'in_rhd64_spi_miso_sig' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(233): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(218): ERROR: 'inout_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(223): ERROR: 'out_rhd64_spi_clk_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(224): ERROR: 'out_rhd64_spi_mosi_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(226): ERROR: 'out_rhd64_spi_cs_n_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(238): ERROR: 'o_rhd64_spi_miso_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(248): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(48): ERROR: formal inout_stm32_spi_clk is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(83): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(218): ERROR: 'inout_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(223): ERROR: 'out_rhd64_spi_clk_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(224): ERROR: 'out_rhd64_spi_mosi_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(226): ERROR: 'out_rhd64_spi_cs_n_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(231): ERROR: 'inout_stm32_spi_clk' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(238): ERROR: 'o_rhd64_spi_miso_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(248): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(48): ERROR: formal inout_stm32_spi_clk is not declared (VHDL-1084)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd(83): ERROR: unit 'testbench' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(224): ERROR: 'out_rhd64_spi_mosi_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(226): ERROR: 'out_rhd64_spi_cs_n_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(238): ERROR: 'o_rhd64_spi_miso_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(248): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(194): ERROR: 'inout_rhd64_spi_miso' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(212): ERROR: 'o_rhd64_spi_miso_int' is not declared (VHDL-1241)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd(222): ERROR: unit 'behavioral' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
>>>>>>> 19ce6521fa91eaeba88f8d449840cc7384a05cfb
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing Verilog file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/FIFO_MEM/rtl/FIFO_MEM.v' (VERI-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Config.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_FIFO.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/SPI_Master_CS.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Sampling.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Intan_Driver/source/impl_1/Controller_RHD64_Modes_tb.vhd
