Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd
COMP96 Compile Package "IOModule_Vote_Pkg"
COMP96 Compile Package Body "IOModule_Vote_Pkg"
COMP96 Compile Package "iomodule_funcs"
COMP96 Compile Package Body "iomodule_funcs"
COMP96 Compile Entity "xil_scan_reset_control"
COMP96 Compile Architecture "IMP" of Entity "xil_scan_reset_control"
COMP96 Compile Entity "XIL_SRL16E"
COMP96 Compile Architecture "IMP" of Entity "XIL_SRL16E"
COMP96 Compile Entity "XIL_SRLC16E"
COMP96 Compile Architecture "IMP" of Entity "XIL_SRLC16E"
COMP96 Compile Entity "MB_MUXCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY"
COMP96 Compile Entity "MB_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_XORCY"
COMP96 Compile Entity "MB_MUXCY_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY_XORCY"
COMP96 Compile Entity "MB_FDR"
COMP96 Compile Architecture "IMP" of Entity "MB_FDR"
COMP96 Compile Entity "MB_FDRE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDRE"
COMP96 Compile Entity "MB_FDSE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDSE"
COMP96 Compile Entity "MB_MULT_AND"
COMP96 Compile Architecture "IMP" of Entity "MB_MULT_AND"
COMP96 Compile Entity "MB_LUT3"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT3"
COMP96 Compile Entity "MB_MUXF5"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF5"
COMP96 Compile Entity "MB_MUXF6"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF6"
COMP96 Compile Entity "mb_sync_bit"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_bit"
COMP96 Compile Entity "mb_sync_vec"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_vec"
COMP96 Compile Entity "mb_sync_reset"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_reset"
COMP96 Compile Entity "Divide_part"
COMP96 Compile Architecture "VHDL_RTL" of Entity "Divide_part"
COMP96 Compile Entity "FIT_Module"
COMP96 Compile Architecture "VHDL_RTL" of Entity "FIT_Module"
COMP96 Compile Entity "GPI_Module"
COMP96 Compile Architecture "IMP" of Entity "GPI_Module"
COMP96 Compile Entity "GPO_Module"
COMP96 Compile Architecture "IMP" of Entity "GPO_Module"
COMP96 Compile Entity "intr_ctrl"
COMP96 Compile Architecture "IMP" of Entity "intr_ctrl"
COMP96 Compile Entity "PIT_Module"
COMP96 Compile Architecture "IMP" of Entity "PIT_Module"
COMP96 Compile Entity "Uart_Control_Status"
COMP96 Compile Architecture "IMP" of Entity "Uart_Control_Status"
COMP96 Compile Entity "UART_Receive"
COMP96 Compile Architecture "IMP" of Entity "UART_Receive"
COMP96 Compile Entity "UART_Transmit"
COMP96 Compile Architecture "IMP" of Entity "UART_Transmit"
COMP96 Compile Entity "Iomodule_core"
COMP96 Compile Architecture "IMP" of Entity "iomodule_core"
COMP96 Compile Entity "pselect_mask"
COMP96 Compile Architecture "imp" of Entity "pselect_mask"
COMP96 Compile Entity "iomodule"
COMP96 Compile Architecture "IMP" of Entity "iomodule"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
