|mips
clock => instructions_memory:inst_mem.clock
clock => sig_instruction_address[0].CLK
clock => sig_instruction_address[1].CLK
clock => sig_instruction_address[2].CLK
clock => sig_instruction_address[3].CLK
clock => sig_instruction_address[4].CLK
clock => sig_instruction_address[5].CLK
clock => sig_instruction_address[6].CLK
clock => sig_instruction_address[7].CLK
clock => sig_instruction_address[8].CLK
clock => sig_instruction_address[9].CLK
clock => register_file:reg_file.clock
clock => data_memory:data_mem.clock
reset => register_file:reg_file.reset
word_control_out[0] <= instructions_memory:inst_mem.data_out[0]
word_control_out[1] <= instructions_memory:inst_mem.data_out[1]
word_control_out[2] <= instructions_memory:inst_mem.data_out[2]
word_control_out[3] <= instructions_memory:inst_mem.data_out[3]
word_control_out[4] <= instructions_memory:inst_mem.data_out[4]
word_control_out[5] <= instructions_memory:inst_mem.data_out[5]
word_control_out[6] <= instructions_memory:inst_mem.data_out[6]
word_control_out[7] <= instructions_memory:inst_mem.data_out[7]
word_control_out[8] <= instructions_memory:inst_mem.data_out[8]
word_control_out[9] <= instructions_memory:inst_mem.data_out[9]
word_control_out[10] <= instructions_memory:inst_mem.data_out[10]
word_control_out[11] <= instructions_memory:inst_mem.data_out[11]
word_control_out[12] <= instructions_memory:inst_mem.data_out[12]
word_control_out[13] <= instructions_memory:inst_mem.data_out[13]
word_control_out[14] <= instructions_memory:inst_mem.data_out[14]
word_control_out[15] <= instructions_memory:inst_mem.data_out[15]
word_control_out[16] <= instructions_memory:inst_mem.data_out[16]
word_control_out[17] <= instructions_memory:inst_mem.data_out[17]
word_control_out[18] <= instructions_memory:inst_mem.data_out[18]
word_control_out[19] <= instructions_memory:inst_mem.data_out[19]
word_control_out[20] <= instructions_memory:inst_mem.data_out[20]
word_control_out[21] <= instructions_memory:inst_mem.data_out[21]
word_control_out[22] <= instructions_memory:inst_mem.data_out[22]
word_control_out[23] <= instructions_memory:inst_mem.data_out[23]
word_control_out[24] <= instructions_memory:inst_mem.data_out[24]
word_control_out[25] <= instructions_memory:inst_mem.data_out[25]
word_control_out[26] <= instructions_memory:inst_mem.data_out[26]
word_control_out[27] <= instructions_memory:inst_mem.data_out[27]
word_control_out[28] <= instructions_memory:inst_mem.data_out[28]
word_control_out[29] <= instructions_memory:inst_mem.data_out[29]
word_control_out[30] <= instructions_memory:inst_mem.data_out[30]
word_control_out[31] <= instructions_memory:inst_mem.data_out[31]


|mips|instructions_memory:inst_mem
clock => memory:mem.clock
data_in[0] => memory:mem.data[0]
data_in[1] => memory:mem.data[1]
data_in[2] => memory:mem.data[2]
data_in[3] => memory:mem.data[3]
data_in[4] => memory:mem.data[4]
data_in[5] => memory:mem.data[5]
data_in[6] => memory:mem.data[6]
data_in[7] => memory:mem.data[7]
data_in[8] => memory:mem.data[8]
data_in[9] => memory:mem.data[9]
data_in[10] => memory:mem.data[10]
data_in[11] => memory:mem.data[11]
data_in[12] => memory:mem.data[12]
data_in[13] => memory:mem.data[13]
data_in[14] => memory:mem.data[14]
data_in[15] => memory:mem.data[15]
data_in[16] => memory:mem.data[16]
data_in[17] => memory:mem.data[17]
data_in[18] => memory:mem.data[18]
data_in[19] => memory:mem.data[19]
data_in[20] => memory:mem.data[20]
data_in[21] => memory:mem.data[21]
data_in[22] => memory:mem.data[22]
data_in[23] => memory:mem.data[23]
data_in[24] => memory:mem.data[24]
data_in[25] => memory:mem.data[25]
data_in[26] => memory:mem.data[26]
data_in[27] => memory:mem.data[27]
data_in[28] => memory:mem.data[28]
data_in[29] => memory:mem.data[29]
data_in[30] => memory:mem.data[30]
data_in[31] => memory:mem.data[31]
write_address[0] => memory:mem.wraddress[0]
write_address[1] => memory:mem.wraddress[1]
write_address[2] => memory:mem.wraddress[2]
write_address[3] => memory:mem.wraddress[3]
write_address[4] => memory:mem.wraddress[4]
write_address[5] => memory:mem.wraddress[5]
write_address[6] => memory:mem.wraddress[6]
write_address[7] => memory:mem.wraddress[7]
write_address[8] => memory:mem.wraddress[8]
write_address[9] => memory:mem.wraddress[9]
read_address[0] => memory:mem.rdaddress[0]
read_address[1] => memory:mem.rdaddress[1]
read_address[2] => memory:mem.rdaddress[2]
read_address[3] => memory:mem.rdaddress[3]
read_address[4] => memory:mem.rdaddress[4]
read_address[5] => memory:mem.rdaddress[5]
read_address[6] => memory:mem.rdaddress[6]
read_address[7] => memory:mem.rdaddress[7]
read_address[8] => memory:mem.rdaddress[8]
read_address[9] => memory:mem.rdaddress[9]
write_enable => memory:mem.wren
data_out[0] <= memory:mem.q[0]
data_out[1] <= memory:mem.q[1]
data_out[2] <= memory:mem.q[2]
data_out[3] <= memory:mem.q[3]
data_out[4] <= memory:mem.q[4]
data_out[5] <= memory:mem.q[5]
data_out[6] <= memory:mem.q[6]
data_out[7] <= memory:mem.q[7]
data_out[8] <= memory:mem.q[8]
data_out[9] <= memory:mem.q[9]
data_out[10] <= memory:mem.q[10]
data_out[11] <= memory:mem.q[11]
data_out[12] <= memory:mem.q[12]
data_out[13] <= memory:mem.q[13]
data_out[14] <= memory:mem.q[14]
data_out[15] <= memory:mem.q[15]
data_out[16] <= memory:mem.q[16]
data_out[17] <= memory:mem.q[17]
data_out[18] <= memory:mem.q[18]
data_out[19] <= memory:mem.q[19]
data_out[20] <= memory:mem.q[20]
data_out[21] <= memory:mem.q[21]
data_out[22] <= memory:mem.q[22]
data_out[23] <= memory:mem.q[23]
data_out[24] <= memory:mem.q[24]
data_out[25] <= memory:mem.q[25]
data_out[26] <= memory:mem.q[26]
data_out[27] <= memory:mem.q[27]
data_out[28] <= memory:mem.q[28]
data_out[29] <= memory:mem.q[29]
data_out[30] <= memory:mem.q[30]
data_out[31] <= memory:mem.q[31]


|mips|instructions_memory:inst_mem|memory:mem
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|mips|instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component
wren_a => altsyncram_r9s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r9s1:auto_generated.data_a[0]
data_a[1] => altsyncram_r9s1:auto_generated.data_a[1]
data_a[2] => altsyncram_r9s1:auto_generated.data_a[2]
data_a[3] => altsyncram_r9s1:auto_generated.data_a[3]
data_a[4] => altsyncram_r9s1:auto_generated.data_a[4]
data_a[5] => altsyncram_r9s1:auto_generated.data_a[5]
data_a[6] => altsyncram_r9s1:auto_generated.data_a[6]
data_a[7] => altsyncram_r9s1:auto_generated.data_a[7]
data_a[8] => altsyncram_r9s1:auto_generated.data_a[8]
data_a[9] => altsyncram_r9s1:auto_generated.data_a[9]
data_a[10] => altsyncram_r9s1:auto_generated.data_a[10]
data_a[11] => altsyncram_r9s1:auto_generated.data_a[11]
data_a[12] => altsyncram_r9s1:auto_generated.data_a[12]
data_a[13] => altsyncram_r9s1:auto_generated.data_a[13]
data_a[14] => altsyncram_r9s1:auto_generated.data_a[14]
data_a[15] => altsyncram_r9s1:auto_generated.data_a[15]
data_a[16] => altsyncram_r9s1:auto_generated.data_a[16]
data_a[17] => altsyncram_r9s1:auto_generated.data_a[17]
data_a[18] => altsyncram_r9s1:auto_generated.data_a[18]
data_a[19] => altsyncram_r9s1:auto_generated.data_a[19]
data_a[20] => altsyncram_r9s1:auto_generated.data_a[20]
data_a[21] => altsyncram_r9s1:auto_generated.data_a[21]
data_a[22] => altsyncram_r9s1:auto_generated.data_a[22]
data_a[23] => altsyncram_r9s1:auto_generated.data_a[23]
data_a[24] => altsyncram_r9s1:auto_generated.data_a[24]
data_a[25] => altsyncram_r9s1:auto_generated.data_a[25]
data_a[26] => altsyncram_r9s1:auto_generated.data_a[26]
data_a[27] => altsyncram_r9s1:auto_generated.data_a[27]
data_a[28] => altsyncram_r9s1:auto_generated.data_a[28]
data_a[29] => altsyncram_r9s1:auto_generated.data_a[29]
data_a[30] => altsyncram_r9s1:auto_generated.data_a[30]
data_a[31] => altsyncram_r9s1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_r9s1:auto_generated.address_a[0]
address_a[1] => altsyncram_r9s1:auto_generated.address_a[1]
address_a[2] => altsyncram_r9s1:auto_generated.address_a[2]
address_a[3] => altsyncram_r9s1:auto_generated.address_a[3]
address_a[4] => altsyncram_r9s1:auto_generated.address_a[4]
address_a[5] => altsyncram_r9s1:auto_generated.address_a[5]
address_a[6] => altsyncram_r9s1:auto_generated.address_a[6]
address_a[7] => altsyncram_r9s1:auto_generated.address_a[7]
address_a[8] => altsyncram_r9s1:auto_generated.address_a[8]
address_a[9] => altsyncram_r9s1:auto_generated.address_a[9]
address_b[0] => altsyncram_r9s1:auto_generated.address_b[0]
address_b[1] => altsyncram_r9s1:auto_generated.address_b[1]
address_b[2] => altsyncram_r9s1:auto_generated.address_b[2]
address_b[3] => altsyncram_r9s1:auto_generated.address_b[3]
address_b[4] => altsyncram_r9s1:auto_generated.address_b[4]
address_b[5] => altsyncram_r9s1:auto_generated.address_b[5]
address_b[6] => altsyncram_r9s1:auto_generated.address_b[6]
address_b[7] => altsyncram_r9s1:auto_generated.address_b[7]
address_b[8] => altsyncram_r9s1:auto_generated.address_b[8]
address_b[9] => altsyncram_r9s1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r9s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_r9s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_r9s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_r9s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_r9s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_r9s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_r9s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_r9s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_r9s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_r9s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_r9s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_r9s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_r9s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_r9s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_r9s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_r9s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_r9s1:auto_generated.q_b[15]
q_b[16] <= altsyncram_r9s1:auto_generated.q_b[16]
q_b[17] <= altsyncram_r9s1:auto_generated.q_b[17]
q_b[18] <= altsyncram_r9s1:auto_generated.q_b[18]
q_b[19] <= altsyncram_r9s1:auto_generated.q_b[19]
q_b[20] <= altsyncram_r9s1:auto_generated.q_b[20]
q_b[21] <= altsyncram_r9s1:auto_generated.q_b[21]
q_b[22] <= altsyncram_r9s1:auto_generated.q_b[22]
q_b[23] <= altsyncram_r9s1:auto_generated.q_b[23]
q_b[24] <= altsyncram_r9s1:auto_generated.q_b[24]
q_b[25] <= altsyncram_r9s1:auto_generated.q_b[25]
q_b[26] <= altsyncram_r9s1:auto_generated.q_b[26]
q_b[27] <= altsyncram_r9s1:auto_generated.q_b[27]
q_b[28] <= altsyncram_r9s1:auto_generated.q_b[28]
q_b[29] <= altsyncram_r9s1:auto_generated.q_b[29]
q_b[30] <= altsyncram_r9s1:auto_generated.q_b[30]
q_b[31] <= altsyncram_r9s1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips|mux2_1:MUX1
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
X0[0] => out_mux.DATAB
X0[1] => out_mux.DATAB
X0[2] => out_mux.DATAB
X0[3] => out_mux.DATAB
X0[4] => out_mux.DATAB
X1[0] => out_mux.DATAA
X1[1] => out_mux.DATAA
X1[2] => out_mux.DATAA
X1[3] => out_mux.DATAA
X1[4] => out_mux.DATAA
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file
load_enable => decoder:DECO.enable
clock => regis:R0.clock
clock => regis:R1.clock
clock => regis:R2.clock
clock => regis:R3.clock
clock => regis:R4.clock
clock => regis:R5.clock
clock => regis:R6.clock
clock => regis:R7.clock
clock => regis:R8.clock
clock => regis:R9.clock
clock => regis:R10.clock
clock => regis:R11.clock
clock => regis:R12.clock
clock => regis:R13.clock
clock => regis:R14.clock
clock => regis:R15.clock
reset => regis:R0.reset
reset => regis:R1.reset
reset => regis:R2.reset
reset => regis:R3.reset
reset => regis:R4.reset
reset => regis:R5.reset
reset => regis:R6.reset
reset => regis:R7.reset
reset => regis:R8.reset
reset => regis:R9.reset
reset => regis:R10.reset
reset => regis:R11.reset
reset => regis:R12.reset
reset => regis:R13.reset
reset => regis:R14.reset
reset => regis:R15.reset
data[0] => regis:R0.D[0]
data[0] => regis:R1.D[0]
data[0] => regis:R2.D[0]
data[0] => regis:R3.D[0]
data[0] => regis:R4.D[0]
data[0] => regis:R5.D[0]
data[0] => regis:R6.D[0]
data[0] => regis:R7.D[0]
data[0] => regis:R8.D[0]
data[0] => regis:R9.D[0]
data[0] => regis:R10.D[0]
data[0] => regis:R11.D[0]
data[0] => regis:R12.D[0]
data[0] => regis:R13.D[0]
data[0] => regis:R14.D[0]
data[0] => regis:R15.D[0]
data[1] => regis:R0.D[1]
data[1] => regis:R1.D[1]
data[1] => regis:R2.D[1]
data[1] => regis:R3.D[1]
data[1] => regis:R4.D[1]
data[1] => regis:R5.D[1]
data[1] => regis:R6.D[1]
data[1] => regis:R7.D[1]
data[1] => regis:R8.D[1]
data[1] => regis:R9.D[1]
data[1] => regis:R10.D[1]
data[1] => regis:R11.D[1]
data[1] => regis:R12.D[1]
data[1] => regis:R13.D[1]
data[1] => regis:R14.D[1]
data[1] => regis:R15.D[1]
data[2] => regis:R0.D[2]
data[2] => regis:R1.D[2]
data[2] => regis:R2.D[2]
data[2] => regis:R3.D[2]
data[2] => regis:R4.D[2]
data[2] => regis:R5.D[2]
data[2] => regis:R6.D[2]
data[2] => regis:R7.D[2]
data[2] => regis:R8.D[2]
data[2] => regis:R9.D[2]
data[2] => regis:R10.D[2]
data[2] => regis:R11.D[2]
data[2] => regis:R12.D[2]
data[2] => regis:R13.D[2]
data[2] => regis:R14.D[2]
data[2] => regis:R15.D[2]
data[3] => regis:R0.D[3]
data[3] => regis:R1.D[3]
data[3] => regis:R2.D[3]
data[3] => regis:R3.D[3]
data[3] => regis:R4.D[3]
data[3] => regis:R5.D[3]
data[3] => regis:R6.D[3]
data[3] => regis:R7.D[3]
data[3] => regis:R8.D[3]
data[3] => regis:R9.D[3]
data[3] => regis:R10.D[3]
data[3] => regis:R11.D[3]
data[3] => regis:R12.D[3]
data[3] => regis:R13.D[3]
data[3] => regis:R14.D[3]
data[3] => regis:R15.D[3]
data[4] => regis:R0.D[4]
data[4] => regis:R1.D[4]
data[4] => regis:R2.D[4]
data[4] => regis:R3.D[4]
data[4] => regis:R4.D[4]
data[4] => regis:R5.D[4]
data[4] => regis:R6.D[4]
data[4] => regis:R7.D[4]
data[4] => regis:R8.D[4]
data[4] => regis:R9.D[4]
data[4] => regis:R10.D[4]
data[4] => regis:R11.D[4]
data[4] => regis:R12.D[4]
data[4] => regis:R13.D[4]
data[4] => regis:R14.D[4]
data[4] => regis:R15.D[4]
data[5] => regis:R0.D[5]
data[5] => regis:R1.D[5]
data[5] => regis:R2.D[5]
data[5] => regis:R3.D[5]
data[5] => regis:R4.D[5]
data[5] => regis:R5.D[5]
data[5] => regis:R6.D[5]
data[5] => regis:R7.D[5]
data[5] => regis:R8.D[5]
data[5] => regis:R9.D[5]
data[5] => regis:R10.D[5]
data[5] => regis:R11.D[5]
data[5] => regis:R12.D[5]
data[5] => regis:R13.D[5]
data[5] => regis:R14.D[5]
data[5] => regis:R15.D[5]
data[6] => regis:R0.D[6]
data[6] => regis:R1.D[6]
data[6] => regis:R2.D[6]
data[6] => regis:R3.D[6]
data[6] => regis:R4.D[6]
data[6] => regis:R5.D[6]
data[6] => regis:R6.D[6]
data[6] => regis:R7.D[6]
data[6] => regis:R8.D[6]
data[6] => regis:R9.D[6]
data[6] => regis:R10.D[6]
data[6] => regis:R11.D[6]
data[6] => regis:R12.D[6]
data[6] => regis:R13.D[6]
data[6] => regis:R14.D[6]
data[6] => regis:R15.D[6]
data[7] => regis:R0.D[7]
data[7] => regis:R1.D[7]
data[7] => regis:R2.D[7]
data[7] => regis:R3.D[7]
data[7] => regis:R4.D[7]
data[7] => regis:R5.D[7]
data[7] => regis:R6.D[7]
data[7] => regis:R7.D[7]
data[7] => regis:R8.D[7]
data[7] => regis:R9.D[7]
data[7] => regis:R10.D[7]
data[7] => regis:R11.D[7]
data[7] => regis:R12.D[7]
data[7] => regis:R13.D[7]
data[7] => regis:R14.D[7]
data[7] => regis:R15.D[7]
data[8] => regis:R0.D[8]
data[8] => regis:R1.D[8]
data[8] => regis:R2.D[8]
data[8] => regis:R3.D[8]
data[8] => regis:R4.D[8]
data[8] => regis:R5.D[8]
data[8] => regis:R6.D[8]
data[8] => regis:R7.D[8]
data[8] => regis:R8.D[8]
data[8] => regis:R9.D[8]
data[8] => regis:R10.D[8]
data[8] => regis:R11.D[8]
data[8] => regis:R12.D[8]
data[8] => regis:R13.D[8]
data[8] => regis:R14.D[8]
data[8] => regis:R15.D[8]
data[9] => regis:R0.D[9]
data[9] => regis:R1.D[9]
data[9] => regis:R2.D[9]
data[9] => regis:R3.D[9]
data[9] => regis:R4.D[9]
data[9] => regis:R5.D[9]
data[9] => regis:R6.D[9]
data[9] => regis:R7.D[9]
data[9] => regis:R8.D[9]
data[9] => regis:R9.D[9]
data[9] => regis:R10.D[9]
data[9] => regis:R11.D[9]
data[9] => regis:R12.D[9]
data[9] => regis:R13.D[9]
data[9] => regis:R14.D[9]
data[9] => regis:R15.D[9]
data[10] => regis:R0.D[10]
data[10] => regis:R1.D[10]
data[10] => regis:R2.D[10]
data[10] => regis:R3.D[10]
data[10] => regis:R4.D[10]
data[10] => regis:R5.D[10]
data[10] => regis:R6.D[10]
data[10] => regis:R7.D[10]
data[10] => regis:R8.D[10]
data[10] => regis:R9.D[10]
data[10] => regis:R10.D[10]
data[10] => regis:R11.D[10]
data[10] => regis:R12.D[10]
data[10] => regis:R13.D[10]
data[10] => regis:R14.D[10]
data[10] => regis:R15.D[10]
data[11] => regis:R0.D[11]
data[11] => regis:R1.D[11]
data[11] => regis:R2.D[11]
data[11] => regis:R3.D[11]
data[11] => regis:R4.D[11]
data[11] => regis:R5.D[11]
data[11] => regis:R6.D[11]
data[11] => regis:R7.D[11]
data[11] => regis:R8.D[11]
data[11] => regis:R9.D[11]
data[11] => regis:R10.D[11]
data[11] => regis:R11.D[11]
data[11] => regis:R12.D[11]
data[11] => regis:R13.D[11]
data[11] => regis:R14.D[11]
data[11] => regis:R15.D[11]
data[12] => regis:R0.D[12]
data[12] => regis:R1.D[12]
data[12] => regis:R2.D[12]
data[12] => regis:R3.D[12]
data[12] => regis:R4.D[12]
data[12] => regis:R5.D[12]
data[12] => regis:R6.D[12]
data[12] => regis:R7.D[12]
data[12] => regis:R8.D[12]
data[12] => regis:R9.D[12]
data[12] => regis:R10.D[12]
data[12] => regis:R11.D[12]
data[12] => regis:R12.D[12]
data[12] => regis:R13.D[12]
data[12] => regis:R14.D[12]
data[12] => regis:R15.D[12]
data[13] => regis:R0.D[13]
data[13] => regis:R1.D[13]
data[13] => regis:R2.D[13]
data[13] => regis:R3.D[13]
data[13] => regis:R4.D[13]
data[13] => regis:R5.D[13]
data[13] => regis:R6.D[13]
data[13] => regis:R7.D[13]
data[13] => regis:R8.D[13]
data[13] => regis:R9.D[13]
data[13] => regis:R10.D[13]
data[13] => regis:R11.D[13]
data[13] => regis:R12.D[13]
data[13] => regis:R13.D[13]
data[13] => regis:R14.D[13]
data[13] => regis:R15.D[13]
data[14] => regis:R0.D[14]
data[14] => regis:R1.D[14]
data[14] => regis:R2.D[14]
data[14] => regis:R3.D[14]
data[14] => regis:R4.D[14]
data[14] => regis:R5.D[14]
data[14] => regis:R6.D[14]
data[14] => regis:R7.D[14]
data[14] => regis:R8.D[14]
data[14] => regis:R9.D[14]
data[14] => regis:R10.D[14]
data[14] => regis:R11.D[14]
data[14] => regis:R12.D[14]
data[14] => regis:R13.D[14]
data[14] => regis:R14.D[14]
data[14] => regis:R15.D[14]
data[15] => regis:R0.D[15]
data[15] => regis:R1.D[15]
data[15] => regis:R2.D[15]
data[15] => regis:R3.D[15]
data[15] => regis:R4.D[15]
data[15] => regis:R5.D[15]
data[15] => regis:R6.D[15]
data[15] => regis:R7.D[15]
data[15] => regis:R8.D[15]
data[15] => regis:R9.D[15]
data[15] => regis:R10.D[15]
data[15] => regis:R11.D[15]
data[15] => regis:R12.D[15]
data[15] => regis:R13.D[15]
data[15] => regis:R14.D[15]
data[15] => regis:R15.D[15]
data[16] => regis:R0.D[16]
data[16] => regis:R1.D[16]
data[16] => regis:R2.D[16]
data[16] => regis:R3.D[16]
data[16] => regis:R4.D[16]
data[16] => regis:R5.D[16]
data[16] => regis:R6.D[16]
data[16] => regis:R7.D[16]
data[16] => regis:R8.D[16]
data[16] => regis:R9.D[16]
data[16] => regis:R10.D[16]
data[16] => regis:R11.D[16]
data[16] => regis:R12.D[16]
data[16] => regis:R13.D[16]
data[16] => regis:R14.D[16]
data[16] => regis:R15.D[16]
data[17] => regis:R0.D[17]
data[17] => regis:R1.D[17]
data[17] => regis:R2.D[17]
data[17] => regis:R3.D[17]
data[17] => regis:R4.D[17]
data[17] => regis:R5.D[17]
data[17] => regis:R6.D[17]
data[17] => regis:R7.D[17]
data[17] => regis:R8.D[17]
data[17] => regis:R9.D[17]
data[17] => regis:R10.D[17]
data[17] => regis:R11.D[17]
data[17] => regis:R12.D[17]
data[17] => regis:R13.D[17]
data[17] => regis:R14.D[17]
data[17] => regis:R15.D[17]
data[18] => regis:R0.D[18]
data[18] => regis:R1.D[18]
data[18] => regis:R2.D[18]
data[18] => regis:R3.D[18]
data[18] => regis:R4.D[18]
data[18] => regis:R5.D[18]
data[18] => regis:R6.D[18]
data[18] => regis:R7.D[18]
data[18] => regis:R8.D[18]
data[18] => regis:R9.D[18]
data[18] => regis:R10.D[18]
data[18] => regis:R11.D[18]
data[18] => regis:R12.D[18]
data[18] => regis:R13.D[18]
data[18] => regis:R14.D[18]
data[18] => regis:R15.D[18]
data[19] => regis:R0.D[19]
data[19] => regis:R1.D[19]
data[19] => regis:R2.D[19]
data[19] => regis:R3.D[19]
data[19] => regis:R4.D[19]
data[19] => regis:R5.D[19]
data[19] => regis:R6.D[19]
data[19] => regis:R7.D[19]
data[19] => regis:R8.D[19]
data[19] => regis:R9.D[19]
data[19] => regis:R10.D[19]
data[19] => regis:R11.D[19]
data[19] => regis:R12.D[19]
data[19] => regis:R13.D[19]
data[19] => regis:R14.D[19]
data[19] => regis:R15.D[19]
data[20] => regis:R0.D[20]
data[20] => regis:R1.D[20]
data[20] => regis:R2.D[20]
data[20] => regis:R3.D[20]
data[20] => regis:R4.D[20]
data[20] => regis:R5.D[20]
data[20] => regis:R6.D[20]
data[20] => regis:R7.D[20]
data[20] => regis:R8.D[20]
data[20] => regis:R9.D[20]
data[20] => regis:R10.D[20]
data[20] => regis:R11.D[20]
data[20] => regis:R12.D[20]
data[20] => regis:R13.D[20]
data[20] => regis:R14.D[20]
data[20] => regis:R15.D[20]
data[21] => regis:R0.D[21]
data[21] => regis:R1.D[21]
data[21] => regis:R2.D[21]
data[21] => regis:R3.D[21]
data[21] => regis:R4.D[21]
data[21] => regis:R5.D[21]
data[21] => regis:R6.D[21]
data[21] => regis:R7.D[21]
data[21] => regis:R8.D[21]
data[21] => regis:R9.D[21]
data[21] => regis:R10.D[21]
data[21] => regis:R11.D[21]
data[21] => regis:R12.D[21]
data[21] => regis:R13.D[21]
data[21] => regis:R14.D[21]
data[21] => regis:R15.D[21]
data[22] => regis:R0.D[22]
data[22] => regis:R1.D[22]
data[22] => regis:R2.D[22]
data[22] => regis:R3.D[22]
data[22] => regis:R4.D[22]
data[22] => regis:R5.D[22]
data[22] => regis:R6.D[22]
data[22] => regis:R7.D[22]
data[22] => regis:R8.D[22]
data[22] => regis:R9.D[22]
data[22] => regis:R10.D[22]
data[22] => regis:R11.D[22]
data[22] => regis:R12.D[22]
data[22] => regis:R13.D[22]
data[22] => regis:R14.D[22]
data[22] => regis:R15.D[22]
data[23] => regis:R0.D[23]
data[23] => regis:R1.D[23]
data[23] => regis:R2.D[23]
data[23] => regis:R3.D[23]
data[23] => regis:R4.D[23]
data[23] => regis:R5.D[23]
data[23] => regis:R6.D[23]
data[23] => regis:R7.D[23]
data[23] => regis:R8.D[23]
data[23] => regis:R9.D[23]
data[23] => regis:R10.D[23]
data[23] => regis:R11.D[23]
data[23] => regis:R12.D[23]
data[23] => regis:R13.D[23]
data[23] => regis:R14.D[23]
data[23] => regis:R15.D[23]
data[24] => regis:R0.D[24]
data[24] => regis:R1.D[24]
data[24] => regis:R2.D[24]
data[24] => regis:R3.D[24]
data[24] => regis:R4.D[24]
data[24] => regis:R5.D[24]
data[24] => regis:R6.D[24]
data[24] => regis:R7.D[24]
data[24] => regis:R8.D[24]
data[24] => regis:R9.D[24]
data[24] => regis:R10.D[24]
data[24] => regis:R11.D[24]
data[24] => regis:R12.D[24]
data[24] => regis:R13.D[24]
data[24] => regis:R14.D[24]
data[24] => regis:R15.D[24]
data[25] => regis:R0.D[25]
data[25] => regis:R1.D[25]
data[25] => regis:R2.D[25]
data[25] => regis:R3.D[25]
data[25] => regis:R4.D[25]
data[25] => regis:R5.D[25]
data[25] => regis:R6.D[25]
data[25] => regis:R7.D[25]
data[25] => regis:R8.D[25]
data[25] => regis:R9.D[25]
data[25] => regis:R10.D[25]
data[25] => regis:R11.D[25]
data[25] => regis:R12.D[25]
data[25] => regis:R13.D[25]
data[25] => regis:R14.D[25]
data[25] => regis:R15.D[25]
data[26] => regis:R0.D[26]
data[26] => regis:R1.D[26]
data[26] => regis:R2.D[26]
data[26] => regis:R3.D[26]
data[26] => regis:R4.D[26]
data[26] => regis:R5.D[26]
data[26] => regis:R6.D[26]
data[26] => regis:R7.D[26]
data[26] => regis:R8.D[26]
data[26] => regis:R9.D[26]
data[26] => regis:R10.D[26]
data[26] => regis:R11.D[26]
data[26] => regis:R12.D[26]
data[26] => regis:R13.D[26]
data[26] => regis:R14.D[26]
data[26] => regis:R15.D[26]
data[27] => regis:R0.D[27]
data[27] => regis:R1.D[27]
data[27] => regis:R2.D[27]
data[27] => regis:R3.D[27]
data[27] => regis:R4.D[27]
data[27] => regis:R5.D[27]
data[27] => regis:R6.D[27]
data[27] => regis:R7.D[27]
data[27] => regis:R8.D[27]
data[27] => regis:R9.D[27]
data[27] => regis:R10.D[27]
data[27] => regis:R11.D[27]
data[27] => regis:R12.D[27]
data[27] => regis:R13.D[27]
data[27] => regis:R14.D[27]
data[27] => regis:R15.D[27]
data[28] => regis:R0.D[28]
data[28] => regis:R1.D[28]
data[28] => regis:R2.D[28]
data[28] => regis:R3.D[28]
data[28] => regis:R4.D[28]
data[28] => regis:R5.D[28]
data[28] => regis:R6.D[28]
data[28] => regis:R7.D[28]
data[28] => regis:R8.D[28]
data[28] => regis:R9.D[28]
data[28] => regis:R10.D[28]
data[28] => regis:R11.D[28]
data[28] => regis:R12.D[28]
data[28] => regis:R13.D[28]
data[28] => regis:R14.D[28]
data[28] => regis:R15.D[28]
data[29] => regis:R0.D[29]
data[29] => regis:R1.D[29]
data[29] => regis:R2.D[29]
data[29] => regis:R3.D[29]
data[29] => regis:R4.D[29]
data[29] => regis:R5.D[29]
data[29] => regis:R6.D[29]
data[29] => regis:R7.D[29]
data[29] => regis:R8.D[29]
data[29] => regis:R9.D[29]
data[29] => regis:R10.D[29]
data[29] => regis:R11.D[29]
data[29] => regis:R12.D[29]
data[29] => regis:R13.D[29]
data[29] => regis:R14.D[29]
data[29] => regis:R15.D[29]
data[30] => regis:R0.D[30]
data[30] => regis:R1.D[30]
data[30] => regis:R2.D[30]
data[30] => regis:R3.D[30]
data[30] => regis:R4.D[30]
data[30] => regis:R5.D[30]
data[30] => regis:R6.D[30]
data[30] => regis:R7.D[30]
data[30] => regis:R8.D[30]
data[30] => regis:R9.D[30]
data[30] => regis:R10.D[30]
data[30] => regis:R11.D[30]
data[30] => regis:R12.D[30]
data[30] => regis:R13.D[30]
data[30] => regis:R14.D[30]
data[30] => regis:R15.D[30]
data[31] => regis:R0.D[31]
data[31] => regis:R1.D[31]
data[31] => regis:R2.D[31]
data[31] => regis:R3.D[31]
data[31] => regis:R4.D[31]
data[31] => regis:R5.D[31]
data[31] => regis:R6.D[31]
data[31] => regis:R7.D[31]
data[31] => regis:R8.D[31]
data[31] => regis:R9.D[31]
data[31] => regis:R10.D[31]
data[31] => regis:R11.D[31]
data[31] => regis:R12.D[31]
data[31] => regis:R13.D[31]
data[31] => regis:R14.D[31]
data[31] => regis:R15.D[31]
destination_select[0] => decoder:DECO.X[0]
destination_select[1] => decoder:DECO.X[1]
destination_select[2] => decoder:DECO.X[2]
destination_select[3] => decoder:DECO.X[3]
A_select[0] => mux16_1:MUX_A.sel[0]
A_select[1] => mux16_1:MUX_A.sel[1]
A_select[2] => mux16_1:MUX_A.sel[2]
A_select[3] => mux16_1:MUX_A.sel[3]
B_select[0] => mux16_1:MUX_B.sel[0]
B_select[1] => mux16_1:MUX_B.sel[1]
B_select[2] => mux16_1:MUX_B.sel[2]
B_select[3] => mux16_1:MUX_B.sel[3]
A_data[0] <= mux16_1:MUX_A.out_mux[0]
A_data[1] <= mux16_1:MUX_A.out_mux[1]
A_data[2] <= mux16_1:MUX_A.out_mux[2]
A_data[3] <= mux16_1:MUX_A.out_mux[3]
A_data[4] <= mux16_1:MUX_A.out_mux[4]
A_data[5] <= mux16_1:MUX_A.out_mux[5]
A_data[6] <= mux16_1:MUX_A.out_mux[6]
A_data[7] <= mux16_1:MUX_A.out_mux[7]
A_data[8] <= mux16_1:MUX_A.out_mux[8]
A_data[9] <= mux16_1:MUX_A.out_mux[9]
A_data[10] <= mux16_1:MUX_A.out_mux[10]
A_data[11] <= mux16_1:MUX_A.out_mux[11]
A_data[12] <= mux16_1:MUX_A.out_mux[12]
A_data[13] <= mux16_1:MUX_A.out_mux[13]
A_data[14] <= mux16_1:MUX_A.out_mux[14]
A_data[15] <= mux16_1:MUX_A.out_mux[15]
A_data[16] <= mux16_1:MUX_A.out_mux[16]
A_data[17] <= mux16_1:MUX_A.out_mux[17]
A_data[18] <= mux16_1:MUX_A.out_mux[18]
A_data[19] <= mux16_1:MUX_A.out_mux[19]
A_data[20] <= mux16_1:MUX_A.out_mux[20]
A_data[21] <= mux16_1:MUX_A.out_mux[21]
A_data[22] <= mux16_1:MUX_A.out_mux[22]
A_data[23] <= mux16_1:MUX_A.out_mux[23]
A_data[24] <= mux16_1:MUX_A.out_mux[24]
A_data[25] <= mux16_1:MUX_A.out_mux[25]
A_data[26] <= mux16_1:MUX_A.out_mux[26]
A_data[27] <= mux16_1:MUX_A.out_mux[27]
A_data[28] <= mux16_1:MUX_A.out_mux[28]
A_data[29] <= mux16_1:MUX_A.out_mux[29]
A_data[30] <= mux16_1:MUX_A.out_mux[30]
A_data[31] <= mux16_1:MUX_A.out_mux[31]
B_data[0] <= mux16_1:MUX_B.out_mux[0]
B_data[1] <= mux16_1:MUX_B.out_mux[1]
B_data[2] <= mux16_1:MUX_B.out_mux[2]
B_data[3] <= mux16_1:MUX_B.out_mux[3]
B_data[4] <= mux16_1:MUX_B.out_mux[4]
B_data[5] <= mux16_1:MUX_B.out_mux[5]
B_data[6] <= mux16_1:MUX_B.out_mux[6]
B_data[7] <= mux16_1:MUX_B.out_mux[7]
B_data[8] <= mux16_1:MUX_B.out_mux[8]
B_data[9] <= mux16_1:MUX_B.out_mux[9]
B_data[10] <= mux16_1:MUX_B.out_mux[10]
B_data[11] <= mux16_1:MUX_B.out_mux[11]
B_data[12] <= mux16_1:MUX_B.out_mux[12]
B_data[13] <= mux16_1:MUX_B.out_mux[13]
B_data[14] <= mux16_1:MUX_B.out_mux[14]
B_data[15] <= mux16_1:MUX_B.out_mux[15]
B_data[16] <= mux16_1:MUX_B.out_mux[16]
B_data[17] <= mux16_1:MUX_B.out_mux[17]
B_data[18] <= mux16_1:MUX_B.out_mux[18]
B_data[19] <= mux16_1:MUX_B.out_mux[19]
B_data[20] <= mux16_1:MUX_B.out_mux[20]
B_data[21] <= mux16_1:MUX_B.out_mux[21]
B_data[22] <= mux16_1:MUX_B.out_mux[22]
B_data[23] <= mux16_1:MUX_B.out_mux[23]
B_data[24] <= mux16_1:MUX_B.out_mux[24]
B_data[25] <= mux16_1:MUX_B.out_mux[25]
B_data[26] <= mux16_1:MUX_B.out_mux[26]
B_data[27] <= mux16_1:MUX_B.out_mux[27]
B_data[28] <= mux16_1:MUX_B.out_mux[28]
B_data[29] <= mux16_1:MUX_B.out_mux[29]
B_data[30] <= mux16_1:MUX_B.out_mux[30]
B_data[31] <= mux16_1:MUX_B.out_mux[31]


|mips|register_file:reg_file|decoder:DECO
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
enable => out_decoder.OUTPUTSELECT
X[0] => Mux0.IN19
X[0] => Mux1.IN19
X[0] => Mux2.IN19
X[0] => Mux3.IN19
X[0] => Mux4.IN19
X[0] => Mux5.IN19
X[0] => Mux6.IN19
X[0] => Mux7.IN19
X[0] => Mux8.IN19
X[0] => Mux9.IN19
X[0] => Mux10.IN19
X[0] => Mux11.IN19
X[0] => Mux12.IN19
X[0] => Mux13.IN19
X[0] => Mux14.IN19
X[0] => Mux15.IN19
X[1] => Mux0.IN18
X[1] => Mux1.IN18
X[1] => Mux2.IN18
X[1] => Mux3.IN18
X[1] => Mux4.IN18
X[1] => Mux5.IN18
X[1] => Mux6.IN18
X[1] => Mux7.IN18
X[1] => Mux8.IN18
X[1] => Mux9.IN18
X[1] => Mux10.IN18
X[1] => Mux11.IN18
X[1] => Mux12.IN18
X[1] => Mux13.IN18
X[1] => Mux14.IN18
X[1] => Mux15.IN18
X[2] => Mux0.IN17
X[2] => Mux1.IN17
X[2] => Mux2.IN17
X[2] => Mux3.IN17
X[2] => Mux4.IN17
X[2] => Mux5.IN17
X[2] => Mux6.IN17
X[2] => Mux7.IN17
X[2] => Mux8.IN17
X[2] => Mux9.IN17
X[2] => Mux10.IN17
X[2] => Mux11.IN17
X[2] => Mux12.IN17
X[2] => Mux13.IN17
X[2] => Mux14.IN17
X[2] => Mux15.IN17
X[3] => Mux0.IN16
X[3] => Mux1.IN16
X[3] => Mux2.IN16
X[3] => Mux3.IN16
X[3] => Mux4.IN16
X[3] => Mux5.IN16
X[3] => Mux6.IN16
X[3] => Mux7.IN16
X[3] => Mux8.IN16
X[3] => Mux9.IN16
X[3] => Mux10.IN16
X[3] => Mux11.IN16
X[3] => Mux12.IN16
X[3] => Mux13.IN16
X[3] => Mux14.IN16
X[3] => Mux15.IN16
out_decoder[0] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[1] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[2] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[3] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[4] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[5] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[6] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[7] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[8] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[9] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[10] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[11] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[12] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[13] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[14] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE
out_decoder[15] <= out_decoder.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R3
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R4
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R5
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R6
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R7
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R8
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R9
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R10
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R11
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R12
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R13
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R14
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|regis:R15
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
reset => Q[16]~reg0.ACLR
reset => Q[17]~reg0.ACLR
reset => Q[18]~reg0.ACLR
reset => Q[19]~reg0.ACLR
reset => Q[20]~reg0.ACLR
reset => Q[21]~reg0.ACLR
reset => Q[22]~reg0.ACLR
reset => Q[23]~reg0.ACLR
reset => Q[24]~reg0.ACLR
reset => Q[25]~reg0.ACLR
reset => Q[26]~reg0.ACLR
reset => Q[27]~reg0.ACLR
reset => Q[28]~reg0.ACLR
reset => Q[29]~reg0.ACLR
reset => Q[30]~reg0.ACLR
reset => Q[31]~reg0.ACLR
load => Q[31]~reg0.ENA
load => Q[30]~reg0.ENA
load => Q[29]~reg0.ENA
load => Q[28]~reg0.ENA
load => Q[27]~reg0.ENA
load => Q[26]~reg0.ENA
load => Q[25]~reg0.ENA
load => Q[24]~reg0.ENA
load => Q[23]~reg0.ENA
load => Q[22]~reg0.ENA
load => Q[21]~reg0.ENA
load => Q[20]~reg0.ENA
load => Q[19]~reg0.ENA
load => Q[18]~reg0.ENA
load => Q[17]~reg0.ENA
load => Q[16]~reg0.ENA
load => Q[15]~reg0.ENA
load => Q[14]~reg0.ENA
load => Q[13]~reg0.ENA
load => Q[12]~reg0.ENA
load => Q[11]~reg0.ENA
load => Q[10]~reg0.ENA
load => Q[9]~reg0.ENA
load => Q[8]~reg0.ENA
load => Q[7]~reg0.ENA
load => Q[6]~reg0.ENA
load => Q[5]~reg0.ENA
load => Q[4]~reg0.ENA
load => Q[3]~reg0.ENA
load => Q[2]~reg0.ENA
load => Q[1]~reg0.ENA
load => Q[0]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|mux16_1:MUX_A
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[0] => Mux16.IN3
sel[0] => Mux17.IN3
sel[0] => Mux18.IN3
sel[0] => Mux19.IN3
sel[0] => Mux20.IN3
sel[0] => Mux21.IN3
sel[0] => Mux22.IN3
sel[0] => Mux23.IN3
sel[0] => Mux24.IN3
sel[0] => Mux25.IN3
sel[0] => Mux26.IN3
sel[0] => Mux27.IN3
sel[0] => Mux28.IN3
sel[0] => Mux29.IN3
sel[0] => Mux30.IN3
sel[0] => Mux31.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[1] => Mux16.IN2
sel[1] => Mux17.IN2
sel[1] => Mux18.IN2
sel[1] => Mux19.IN2
sel[1] => Mux20.IN2
sel[1] => Mux21.IN2
sel[1] => Mux22.IN2
sel[1] => Mux23.IN2
sel[1] => Mux24.IN2
sel[1] => Mux25.IN2
sel[1] => Mux26.IN2
sel[1] => Mux27.IN2
sel[1] => Mux28.IN2
sel[1] => Mux29.IN2
sel[1] => Mux30.IN2
sel[1] => Mux31.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[2] => Mux16.IN1
sel[2] => Mux17.IN1
sel[2] => Mux18.IN1
sel[2] => Mux19.IN1
sel[2] => Mux20.IN1
sel[2] => Mux21.IN1
sel[2] => Mux22.IN1
sel[2] => Mux23.IN1
sel[2] => Mux24.IN1
sel[2] => Mux25.IN1
sel[2] => Mux26.IN1
sel[2] => Mux27.IN1
sel[2] => Mux28.IN1
sel[2] => Mux29.IN1
sel[2] => Mux30.IN1
sel[2] => Mux31.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
sel[3] => Mux16.IN0
sel[3] => Mux17.IN0
sel[3] => Mux18.IN0
sel[3] => Mux19.IN0
sel[3] => Mux20.IN0
sel[3] => Mux21.IN0
sel[3] => Mux22.IN0
sel[3] => Mux23.IN0
sel[3] => Mux24.IN0
sel[3] => Mux25.IN0
sel[3] => Mux26.IN0
sel[3] => Mux27.IN0
sel[3] => Mux28.IN0
sel[3] => Mux29.IN0
sel[3] => Mux30.IN0
sel[3] => Mux31.IN0
X0[0] => Mux31.IN4
X0[1] => Mux30.IN4
X0[2] => Mux29.IN4
X0[3] => Mux28.IN4
X0[4] => Mux27.IN4
X0[5] => Mux26.IN4
X0[6] => Mux25.IN4
X0[7] => Mux24.IN4
X0[8] => Mux23.IN4
X0[9] => Mux22.IN4
X0[10] => Mux21.IN4
X0[11] => Mux20.IN4
X0[12] => Mux19.IN4
X0[13] => Mux18.IN4
X0[14] => Mux17.IN4
X0[15] => Mux16.IN4
X0[16] => Mux15.IN4
X0[17] => Mux14.IN4
X0[18] => Mux13.IN4
X0[19] => Mux12.IN4
X0[20] => Mux11.IN4
X0[21] => Mux10.IN4
X0[22] => Mux9.IN4
X0[23] => Mux8.IN4
X0[24] => Mux7.IN4
X0[25] => Mux6.IN4
X0[26] => Mux5.IN4
X0[27] => Mux4.IN4
X0[28] => Mux3.IN4
X0[29] => Mux2.IN4
X0[30] => Mux1.IN4
X0[31] => Mux0.IN4
X1[0] => Mux31.IN5
X1[1] => Mux30.IN5
X1[2] => Mux29.IN5
X1[3] => Mux28.IN5
X1[4] => Mux27.IN5
X1[5] => Mux26.IN5
X1[6] => Mux25.IN5
X1[7] => Mux24.IN5
X1[8] => Mux23.IN5
X1[9] => Mux22.IN5
X1[10] => Mux21.IN5
X1[11] => Mux20.IN5
X1[12] => Mux19.IN5
X1[13] => Mux18.IN5
X1[14] => Mux17.IN5
X1[15] => Mux16.IN5
X1[16] => Mux15.IN5
X1[17] => Mux14.IN5
X1[18] => Mux13.IN5
X1[19] => Mux12.IN5
X1[20] => Mux11.IN5
X1[21] => Mux10.IN5
X1[22] => Mux9.IN5
X1[23] => Mux8.IN5
X1[24] => Mux7.IN5
X1[25] => Mux6.IN5
X1[26] => Mux5.IN5
X1[27] => Mux4.IN5
X1[28] => Mux3.IN5
X1[29] => Mux2.IN5
X1[30] => Mux1.IN5
X1[31] => Mux0.IN5
X2[0] => Mux31.IN6
X2[1] => Mux30.IN6
X2[2] => Mux29.IN6
X2[3] => Mux28.IN6
X2[4] => Mux27.IN6
X2[5] => Mux26.IN6
X2[6] => Mux25.IN6
X2[7] => Mux24.IN6
X2[8] => Mux23.IN6
X2[9] => Mux22.IN6
X2[10] => Mux21.IN6
X2[11] => Mux20.IN6
X2[12] => Mux19.IN6
X2[13] => Mux18.IN6
X2[14] => Mux17.IN6
X2[15] => Mux16.IN6
X2[16] => Mux15.IN6
X2[17] => Mux14.IN6
X2[18] => Mux13.IN6
X2[19] => Mux12.IN6
X2[20] => Mux11.IN6
X2[21] => Mux10.IN6
X2[22] => Mux9.IN6
X2[23] => Mux8.IN6
X2[24] => Mux7.IN6
X2[25] => Mux6.IN6
X2[26] => Mux5.IN6
X2[27] => Mux4.IN6
X2[28] => Mux3.IN6
X2[29] => Mux2.IN6
X2[30] => Mux1.IN6
X2[31] => Mux0.IN6
X3[0] => Mux31.IN7
X3[1] => Mux30.IN7
X3[2] => Mux29.IN7
X3[3] => Mux28.IN7
X3[4] => Mux27.IN7
X3[5] => Mux26.IN7
X3[6] => Mux25.IN7
X3[7] => Mux24.IN7
X3[8] => Mux23.IN7
X3[9] => Mux22.IN7
X3[10] => Mux21.IN7
X3[11] => Mux20.IN7
X3[12] => Mux19.IN7
X3[13] => Mux18.IN7
X3[14] => Mux17.IN7
X3[15] => Mux16.IN7
X3[16] => Mux15.IN7
X3[17] => Mux14.IN7
X3[18] => Mux13.IN7
X3[19] => Mux12.IN7
X3[20] => Mux11.IN7
X3[21] => Mux10.IN7
X3[22] => Mux9.IN7
X3[23] => Mux8.IN7
X3[24] => Mux7.IN7
X3[25] => Mux6.IN7
X3[26] => Mux5.IN7
X3[27] => Mux4.IN7
X3[28] => Mux3.IN7
X3[29] => Mux2.IN7
X3[30] => Mux1.IN7
X3[31] => Mux0.IN7
X4[0] => Mux31.IN8
X4[1] => Mux30.IN8
X4[2] => Mux29.IN8
X4[3] => Mux28.IN8
X4[4] => Mux27.IN8
X4[5] => Mux26.IN8
X4[6] => Mux25.IN8
X4[7] => Mux24.IN8
X4[8] => Mux23.IN8
X4[9] => Mux22.IN8
X4[10] => Mux21.IN8
X4[11] => Mux20.IN8
X4[12] => Mux19.IN8
X4[13] => Mux18.IN8
X4[14] => Mux17.IN8
X4[15] => Mux16.IN8
X4[16] => Mux15.IN8
X4[17] => Mux14.IN8
X4[18] => Mux13.IN8
X4[19] => Mux12.IN8
X4[20] => Mux11.IN8
X4[21] => Mux10.IN8
X4[22] => Mux9.IN8
X4[23] => Mux8.IN8
X4[24] => Mux7.IN8
X4[25] => Mux6.IN8
X4[26] => Mux5.IN8
X4[27] => Mux4.IN8
X4[28] => Mux3.IN8
X4[29] => Mux2.IN8
X4[30] => Mux1.IN8
X4[31] => Mux0.IN8
X5[0] => Mux31.IN9
X5[1] => Mux30.IN9
X5[2] => Mux29.IN9
X5[3] => Mux28.IN9
X5[4] => Mux27.IN9
X5[5] => Mux26.IN9
X5[6] => Mux25.IN9
X5[7] => Mux24.IN9
X5[8] => Mux23.IN9
X5[9] => Mux22.IN9
X5[10] => Mux21.IN9
X5[11] => Mux20.IN9
X5[12] => Mux19.IN9
X5[13] => Mux18.IN9
X5[14] => Mux17.IN9
X5[15] => Mux16.IN9
X5[16] => Mux15.IN9
X5[17] => Mux14.IN9
X5[18] => Mux13.IN9
X5[19] => Mux12.IN9
X5[20] => Mux11.IN9
X5[21] => Mux10.IN9
X5[22] => Mux9.IN9
X5[23] => Mux8.IN9
X5[24] => Mux7.IN9
X5[25] => Mux6.IN9
X5[26] => Mux5.IN9
X5[27] => Mux4.IN9
X5[28] => Mux3.IN9
X5[29] => Mux2.IN9
X5[30] => Mux1.IN9
X5[31] => Mux0.IN9
X6[0] => Mux31.IN10
X6[1] => Mux30.IN10
X6[2] => Mux29.IN10
X6[3] => Mux28.IN10
X6[4] => Mux27.IN10
X6[5] => Mux26.IN10
X6[6] => Mux25.IN10
X6[7] => Mux24.IN10
X6[8] => Mux23.IN10
X6[9] => Mux22.IN10
X6[10] => Mux21.IN10
X6[11] => Mux20.IN10
X6[12] => Mux19.IN10
X6[13] => Mux18.IN10
X6[14] => Mux17.IN10
X6[15] => Mux16.IN10
X6[16] => Mux15.IN10
X6[17] => Mux14.IN10
X6[18] => Mux13.IN10
X6[19] => Mux12.IN10
X6[20] => Mux11.IN10
X6[21] => Mux10.IN10
X6[22] => Mux9.IN10
X6[23] => Mux8.IN10
X6[24] => Mux7.IN10
X6[25] => Mux6.IN10
X6[26] => Mux5.IN10
X6[27] => Mux4.IN10
X6[28] => Mux3.IN10
X6[29] => Mux2.IN10
X6[30] => Mux1.IN10
X6[31] => Mux0.IN10
X7[0] => Mux31.IN11
X7[1] => Mux30.IN11
X7[2] => Mux29.IN11
X7[3] => Mux28.IN11
X7[4] => Mux27.IN11
X7[5] => Mux26.IN11
X7[6] => Mux25.IN11
X7[7] => Mux24.IN11
X7[8] => Mux23.IN11
X7[9] => Mux22.IN11
X7[10] => Mux21.IN11
X7[11] => Mux20.IN11
X7[12] => Mux19.IN11
X7[13] => Mux18.IN11
X7[14] => Mux17.IN11
X7[15] => Mux16.IN11
X7[16] => Mux15.IN11
X7[17] => Mux14.IN11
X7[18] => Mux13.IN11
X7[19] => Mux12.IN11
X7[20] => Mux11.IN11
X7[21] => Mux10.IN11
X7[22] => Mux9.IN11
X7[23] => Mux8.IN11
X7[24] => Mux7.IN11
X7[25] => Mux6.IN11
X7[26] => Mux5.IN11
X7[27] => Mux4.IN11
X7[28] => Mux3.IN11
X7[29] => Mux2.IN11
X7[30] => Mux1.IN11
X7[31] => Mux0.IN11
X8[0] => Mux31.IN12
X8[1] => Mux30.IN12
X8[2] => Mux29.IN12
X8[3] => Mux28.IN12
X8[4] => Mux27.IN12
X8[5] => Mux26.IN12
X8[6] => Mux25.IN12
X8[7] => Mux24.IN12
X8[8] => Mux23.IN12
X8[9] => Mux22.IN12
X8[10] => Mux21.IN12
X8[11] => Mux20.IN12
X8[12] => Mux19.IN12
X8[13] => Mux18.IN12
X8[14] => Mux17.IN12
X8[15] => Mux16.IN12
X8[16] => Mux15.IN12
X8[17] => Mux14.IN12
X8[18] => Mux13.IN12
X8[19] => Mux12.IN12
X8[20] => Mux11.IN12
X8[21] => Mux10.IN12
X8[22] => Mux9.IN12
X8[23] => Mux8.IN12
X8[24] => Mux7.IN12
X8[25] => Mux6.IN12
X8[26] => Mux5.IN12
X8[27] => Mux4.IN12
X8[28] => Mux3.IN12
X8[29] => Mux2.IN12
X8[30] => Mux1.IN12
X8[31] => Mux0.IN12
X9[0] => Mux31.IN13
X9[1] => Mux30.IN13
X9[2] => Mux29.IN13
X9[3] => Mux28.IN13
X9[4] => Mux27.IN13
X9[5] => Mux26.IN13
X9[6] => Mux25.IN13
X9[7] => Mux24.IN13
X9[8] => Mux23.IN13
X9[9] => Mux22.IN13
X9[10] => Mux21.IN13
X9[11] => Mux20.IN13
X9[12] => Mux19.IN13
X9[13] => Mux18.IN13
X9[14] => Mux17.IN13
X9[15] => Mux16.IN13
X9[16] => Mux15.IN13
X9[17] => Mux14.IN13
X9[18] => Mux13.IN13
X9[19] => Mux12.IN13
X9[20] => Mux11.IN13
X9[21] => Mux10.IN13
X9[22] => Mux9.IN13
X9[23] => Mux8.IN13
X9[24] => Mux7.IN13
X9[25] => Mux6.IN13
X9[26] => Mux5.IN13
X9[27] => Mux4.IN13
X9[28] => Mux3.IN13
X9[29] => Mux2.IN13
X9[30] => Mux1.IN13
X9[31] => Mux0.IN13
X10[0] => Mux31.IN14
X10[1] => Mux30.IN14
X10[2] => Mux29.IN14
X10[3] => Mux28.IN14
X10[4] => Mux27.IN14
X10[5] => Mux26.IN14
X10[6] => Mux25.IN14
X10[7] => Mux24.IN14
X10[8] => Mux23.IN14
X10[9] => Mux22.IN14
X10[10] => Mux21.IN14
X10[11] => Mux20.IN14
X10[12] => Mux19.IN14
X10[13] => Mux18.IN14
X10[14] => Mux17.IN14
X10[15] => Mux16.IN14
X10[16] => Mux15.IN14
X10[17] => Mux14.IN14
X10[18] => Mux13.IN14
X10[19] => Mux12.IN14
X10[20] => Mux11.IN14
X10[21] => Mux10.IN14
X10[22] => Mux9.IN14
X10[23] => Mux8.IN14
X10[24] => Mux7.IN14
X10[25] => Mux6.IN14
X10[26] => Mux5.IN14
X10[27] => Mux4.IN14
X10[28] => Mux3.IN14
X10[29] => Mux2.IN14
X10[30] => Mux1.IN14
X10[31] => Mux0.IN14
X11[0] => Mux31.IN15
X11[1] => Mux30.IN15
X11[2] => Mux29.IN15
X11[3] => Mux28.IN15
X11[4] => Mux27.IN15
X11[5] => Mux26.IN15
X11[6] => Mux25.IN15
X11[7] => Mux24.IN15
X11[8] => Mux23.IN15
X11[9] => Mux22.IN15
X11[10] => Mux21.IN15
X11[11] => Mux20.IN15
X11[12] => Mux19.IN15
X11[13] => Mux18.IN15
X11[14] => Mux17.IN15
X11[15] => Mux16.IN15
X11[16] => Mux15.IN15
X11[17] => Mux14.IN15
X11[18] => Mux13.IN15
X11[19] => Mux12.IN15
X11[20] => Mux11.IN15
X11[21] => Mux10.IN15
X11[22] => Mux9.IN15
X11[23] => Mux8.IN15
X11[24] => Mux7.IN15
X11[25] => Mux6.IN15
X11[26] => Mux5.IN15
X11[27] => Mux4.IN15
X11[28] => Mux3.IN15
X11[29] => Mux2.IN15
X11[30] => Mux1.IN15
X11[31] => Mux0.IN15
X12[0] => Mux31.IN16
X12[1] => Mux30.IN16
X12[2] => Mux29.IN16
X12[3] => Mux28.IN16
X12[4] => Mux27.IN16
X12[5] => Mux26.IN16
X12[6] => Mux25.IN16
X12[7] => Mux24.IN16
X12[8] => Mux23.IN16
X12[9] => Mux22.IN16
X12[10] => Mux21.IN16
X12[11] => Mux20.IN16
X12[12] => Mux19.IN16
X12[13] => Mux18.IN16
X12[14] => Mux17.IN16
X12[15] => Mux16.IN16
X12[16] => Mux15.IN16
X12[17] => Mux14.IN16
X12[18] => Mux13.IN16
X12[19] => Mux12.IN16
X12[20] => Mux11.IN16
X12[21] => Mux10.IN16
X12[22] => Mux9.IN16
X12[23] => Mux8.IN16
X12[24] => Mux7.IN16
X12[25] => Mux6.IN16
X12[26] => Mux5.IN16
X12[27] => Mux4.IN16
X12[28] => Mux3.IN16
X12[29] => Mux2.IN16
X12[30] => Mux1.IN16
X12[31] => Mux0.IN16
X13[0] => Mux31.IN17
X13[1] => Mux30.IN17
X13[2] => Mux29.IN17
X13[3] => Mux28.IN17
X13[4] => Mux27.IN17
X13[5] => Mux26.IN17
X13[6] => Mux25.IN17
X13[7] => Mux24.IN17
X13[8] => Mux23.IN17
X13[9] => Mux22.IN17
X13[10] => Mux21.IN17
X13[11] => Mux20.IN17
X13[12] => Mux19.IN17
X13[13] => Mux18.IN17
X13[14] => Mux17.IN17
X13[15] => Mux16.IN17
X13[16] => Mux15.IN17
X13[17] => Mux14.IN17
X13[18] => Mux13.IN17
X13[19] => Mux12.IN17
X13[20] => Mux11.IN17
X13[21] => Mux10.IN17
X13[22] => Mux9.IN17
X13[23] => Mux8.IN17
X13[24] => Mux7.IN17
X13[25] => Mux6.IN17
X13[26] => Mux5.IN17
X13[27] => Mux4.IN17
X13[28] => Mux3.IN17
X13[29] => Mux2.IN17
X13[30] => Mux1.IN17
X13[31] => Mux0.IN17
X14[0] => Mux31.IN18
X14[1] => Mux30.IN18
X14[2] => Mux29.IN18
X14[3] => Mux28.IN18
X14[4] => Mux27.IN18
X14[5] => Mux26.IN18
X14[6] => Mux25.IN18
X14[7] => Mux24.IN18
X14[8] => Mux23.IN18
X14[9] => Mux22.IN18
X14[10] => Mux21.IN18
X14[11] => Mux20.IN18
X14[12] => Mux19.IN18
X14[13] => Mux18.IN18
X14[14] => Mux17.IN18
X14[15] => Mux16.IN18
X14[16] => Mux15.IN18
X14[17] => Mux14.IN18
X14[18] => Mux13.IN18
X14[19] => Mux12.IN18
X14[20] => Mux11.IN18
X14[21] => Mux10.IN18
X14[22] => Mux9.IN18
X14[23] => Mux8.IN18
X14[24] => Mux7.IN18
X14[25] => Mux6.IN18
X14[26] => Mux5.IN18
X14[27] => Mux4.IN18
X14[28] => Mux3.IN18
X14[29] => Mux2.IN18
X14[30] => Mux1.IN18
X14[31] => Mux0.IN18
X15[0] => Mux31.IN19
X15[1] => Mux30.IN19
X15[2] => Mux29.IN19
X15[3] => Mux28.IN19
X15[4] => Mux27.IN19
X15[5] => Mux26.IN19
X15[6] => Mux25.IN19
X15[7] => Mux24.IN19
X15[8] => Mux23.IN19
X15[9] => Mux22.IN19
X15[10] => Mux21.IN19
X15[11] => Mux20.IN19
X15[12] => Mux19.IN19
X15[13] => Mux18.IN19
X15[14] => Mux17.IN19
X15[15] => Mux16.IN19
X15[16] => Mux15.IN19
X15[17] => Mux14.IN19
X15[18] => Mux13.IN19
X15[19] => Mux12.IN19
X15[20] => Mux11.IN19
X15[21] => Mux10.IN19
X15[22] => Mux9.IN19
X15[23] => Mux8.IN19
X15[24] => Mux7.IN19
X15[25] => Mux6.IN19
X15[26] => Mux5.IN19
X15[27] => Mux4.IN19
X15[28] => Mux3.IN19
X15[29] => Mux2.IN19
X15[30] => Mux1.IN19
X15[31] => Mux0.IN19
out_mux[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_mux[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_mux[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out_mux[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out_mux[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out_mux[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out_mux[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out_mux[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out_mux[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out_mux[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_mux[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_mux[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_mux[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_mux[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_mux[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_mux[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_mux[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_file:reg_file|mux16_1:MUX_B
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[0] => Mux16.IN3
sel[0] => Mux17.IN3
sel[0] => Mux18.IN3
sel[0] => Mux19.IN3
sel[0] => Mux20.IN3
sel[0] => Mux21.IN3
sel[0] => Mux22.IN3
sel[0] => Mux23.IN3
sel[0] => Mux24.IN3
sel[0] => Mux25.IN3
sel[0] => Mux26.IN3
sel[0] => Mux27.IN3
sel[0] => Mux28.IN3
sel[0] => Mux29.IN3
sel[0] => Mux30.IN3
sel[0] => Mux31.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[1] => Mux16.IN2
sel[1] => Mux17.IN2
sel[1] => Mux18.IN2
sel[1] => Mux19.IN2
sel[1] => Mux20.IN2
sel[1] => Mux21.IN2
sel[1] => Mux22.IN2
sel[1] => Mux23.IN2
sel[1] => Mux24.IN2
sel[1] => Mux25.IN2
sel[1] => Mux26.IN2
sel[1] => Mux27.IN2
sel[1] => Mux28.IN2
sel[1] => Mux29.IN2
sel[1] => Mux30.IN2
sel[1] => Mux31.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[2] => Mux16.IN1
sel[2] => Mux17.IN1
sel[2] => Mux18.IN1
sel[2] => Mux19.IN1
sel[2] => Mux20.IN1
sel[2] => Mux21.IN1
sel[2] => Mux22.IN1
sel[2] => Mux23.IN1
sel[2] => Mux24.IN1
sel[2] => Mux25.IN1
sel[2] => Mux26.IN1
sel[2] => Mux27.IN1
sel[2] => Mux28.IN1
sel[2] => Mux29.IN1
sel[2] => Mux30.IN1
sel[2] => Mux31.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
sel[3] => Mux16.IN0
sel[3] => Mux17.IN0
sel[3] => Mux18.IN0
sel[3] => Mux19.IN0
sel[3] => Mux20.IN0
sel[3] => Mux21.IN0
sel[3] => Mux22.IN0
sel[3] => Mux23.IN0
sel[3] => Mux24.IN0
sel[3] => Mux25.IN0
sel[3] => Mux26.IN0
sel[3] => Mux27.IN0
sel[3] => Mux28.IN0
sel[3] => Mux29.IN0
sel[3] => Mux30.IN0
sel[3] => Mux31.IN0
X0[0] => Mux31.IN4
X0[1] => Mux30.IN4
X0[2] => Mux29.IN4
X0[3] => Mux28.IN4
X0[4] => Mux27.IN4
X0[5] => Mux26.IN4
X0[6] => Mux25.IN4
X0[7] => Mux24.IN4
X0[8] => Mux23.IN4
X0[9] => Mux22.IN4
X0[10] => Mux21.IN4
X0[11] => Mux20.IN4
X0[12] => Mux19.IN4
X0[13] => Mux18.IN4
X0[14] => Mux17.IN4
X0[15] => Mux16.IN4
X0[16] => Mux15.IN4
X0[17] => Mux14.IN4
X0[18] => Mux13.IN4
X0[19] => Mux12.IN4
X0[20] => Mux11.IN4
X0[21] => Mux10.IN4
X0[22] => Mux9.IN4
X0[23] => Mux8.IN4
X0[24] => Mux7.IN4
X0[25] => Mux6.IN4
X0[26] => Mux5.IN4
X0[27] => Mux4.IN4
X0[28] => Mux3.IN4
X0[29] => Mux2.IN4
X0[30] => Mux1.IN4
X0[31] => Mux0.IN4
X1[0] => Mux31.IN5
X1[1] => Mux30.IN5
X1[2] => Mux29.IN5
X1[3] => Mux28.IN5
X1[4] => Mux27.IN5
X1[5] => Mux26.IN5
X1[6] => Mux25.IN5
X1[7] => Mux24.IN5
X1[8] => Mux23.IN5
X1[9] => Mux22.IN5
X1[10] => Mux21.IN5
X1[11] => Mux20.IN5
X1[12] => Mux19.IN5
X1[13] => Mux18.IN5
X1[14] => Mux17.IN5
X1[15] => Mux16.IN5
X1[16] => Mux15.IN5
X1[17] => Mux14.IN5
X1[18] => Mux13.IN5
X1[19] => Mux12.IN5
X1[20] => Mux11.IN5
X1[21] => Mux10.IN5
X1[22] => Mux9.IN5
X1[23] => Mux8.IN5
X1[24] => Mux7.IN5
X1[25] => Mux6.IN5
X1[26] => Mux5.IN5
X1[27] => Mux4.IN5
X1[28] => Mux3.IN5
X1[29] => Mux2.IN5
X1[30] => Mux1.IN5
X1[31] => Mux0.IN5
X2[0] => Mux31.IN6
X2[1] => Mux30.IN6
X2[2] => Mux29.IN6
X2[3] => Mux28.IN6
X2[4] => Mux27.IN6
X2[5] => Mux26.IN6
X2[6] => Mux25.IN6
X2[7] => Mux24.IN6
X2[8] => Mux23.IN6
X2[9] => Mux22.IN6
X2[10] => Mux21.IN6
X2[11] => Mux20.IN6
X2[12] => Mux19.IN6
X2[13] => Mux18.IN6
X2[14] => Mux17.IN6
X2[15] => Mux16.IN6
X2[16] => Mux15.IN6
X2[17] => Mux14.IN6
X2[18] => Mux13.IN6
X2[19] => Mux12.IN6
X2[20] => Mux11.IN6
X2[21] => Mux10.IN6
X2[22] => Mux9.IN6
X2[23] => Mux8.IN6
X2[24] => Mux7.IN6
X2[25] => Mux6.IN6
X2[26] => Mux5.IN6
X2[27] => Mux4.IN6
X2[28] => Mux3.IN6
X2[29] => Mux2.IN6
X2[30] => Mux1.IN6
X2[31] => Mux0.IN6
X3[0] => Mux31.IN7
X3[1] => Mux30.IN7
X3[2] => Mux29.IN7
X3[3] => Mux28.IN7
X3[4] => Mux27.IN7
X3[5] => Mux26.IN7
X3[6] => Mux25.IN7
X3[7] => Mux24.IN7
X3[8] => Mux23.IN7
X3[9] => Mux22.IN7
X3[10] => Mux21.IN7
X3[11] => Mux20.IN7
X3[12] => Mux19.IN7
X3[13] => Mux18.IN7
X3[14] => Mux17.IN7
X3[15] => Mux16.IN7
X3[16] => Mux15.IN7
X3[17] => Mux14.IN7
X3[18] => Mux13.IN7
X3[19] => Mux12.IN7
X3[20] => Mux11.IN7
X3[21] => Mux10.IN7
X3[22] => Mux9.IN7
X3[23] => Mux8.IN7
X3[24] => Mux7.IN7
X3[25] => Mux6.IN7
X3[26] => Mux5.IN7
X3[27] => Mux4.IN7
X3[28] => Mux3.IN7
X3[29] => Mux2.IN7
X3[30] => Mux1.IN7
X3[31] => Mux0.IN7
X4[0] => Mux31.IN8
X4[1] => Mux30.IN8
X4[2] => Mux29.IN8
X4[3] => Mux28.IN8
X4[4] => Mux27.IN8
X4[5] => Mux26.IN8
X4[6] => Mux25.IN8
X4[7] => Mux24.IN8
X4[8] => Mux23.IN8
X4[9] => Mux22.IN8
X4[10] => Mux21.IN8
X4[11] => Mux20.IN8
X4[12] => Mux19.IN8
X4[13] => Mux18.IN8
X4[14] => Mux17.IN8
X4[15] => Mux16.IN8
X4[16] => Mux15.IN8
X4[17] => Mux14.IN8
X4[18] => Mux13.IN8
X4[19] => Mux12.IN8
X4[20] => Mux11.IN8
X4[21] => Mux10.IN8
X4[22] => Mux9.IN8
X4[23] => Mux8.IN8
X4[24] => Mux7.IN8
X4[25] => Mux6.IN8
X4[26] => Mux5.IN8
X4[27] => Mux4.IN8
X4[28] => Mux3.IN8
X4[29] => Mux2.IN8
X4[30] => Mux1.IN8
X4[31] => Mux0.IN8
X5[0] => Mux31.IN9
X5[1] => Mux30.IN9
X5[2] => Mux29.IN9
X5[3] => Mux28.IN9
X5[4] => Mux27.IN9
X5[5] => Mux26.IN9
X5[6] => Mux25.IN9
X5[7] => Mux24.IN9
X5[8] => Mux23.IN9
X5[9] => Mux22.IN9
X5[10] => Mux21.IN9
X5[11] => Mux20.IN9
X5[12] => Mux19.IN9
X5[13] => Mux18.IN9
X5[14] => Mux17.IN9
X5[15] => Mux16.IN9
X5[16] => Mux15.IN9
X5[17] => Mux14.IN9
X5[18] => Mux13.IN9
X5[19] => Mux12.IN9
X5[20] => Mux11.IN9
X5[21] => Mux10.IN9
X5[22] => Mux9.IN9
X5[23] => Mux8.IN9
X5[24] => Mux7.IN9
X5[25] => Mux6.IN9
X5[26] => Mux5.IN9
X5[27] => Mux4.IN9
X5[28] => Mux3.IN9
X5[29] => Mux2.IN9
X5[30] => Mux1.IN9
X5[31] => Mux0.IN9
X6[0] => Mux31.IN10
X6[1] => Mux30.IN10
X6[2] => Mux29.IN10
X6[3] => Mux28.IN10
X6[4] => Mux27.IN10
X6[5] => Mux26.IN10
X6[6] => Mux25.IN10
X6[7] => Mux24.IN10
X6[8] => Mux23.IN10
X6[9] => Mux22.IN10
X6[10] => Mux21.IN10
X6[11] => Mux20.IN10
X6[12] => Mux19.IN10
X6[13] => Mux18.IN10
X6[14] => Mux17.IN10
X6[15] => Mux16.IN10
X6[16] => Mux15.IN10
X6[17] => Mux14.IN10
X6[18] => Mux13.IN10
X6[19] => Mux12.IN10
X6[20] => Mux11.IN10
X6[21] => Mux10.IN10
X6[22] => Mux9.IN10
X6[23] => Mux8.IN10
X6[24] => Mux7.IN10
X6[25] => Mux6.IN10
X6[26] => Mux5.IN10
X6[27] => Mux4.IN10
X6[28] => Mux3.IN10
X6[29] => Mux2.IN10
X6[30] => Mux1.IN10
X6[31] => Mux0.IN10
X7[0] => Mux31.IN11
X7[1] => Mux30.IN11
X7[2] => Mux29.IN11
X7[3] => Mux28.IN11
X7[4] => Mux27.IN11
X7[5] => Mux26.IN11
X7[6] => Mux25.IN11
X7[7] => Mux24.IN11
X7[8] => Mux23.IN11
X7[9] => Mux22.IN11
X7[10] => Mux21.IN11
X7[11] => Mux20.IN11
X7[12] => Mux19.IN11
X7[13] => Mux18.IN11
X7[14] => Mux17.IN11
X7[15] => Mux16.IN11
X7[16] => Mux15.IN11
X7[17] => Mux14.IN11
X7[18] => Mux13.IN11
X7[19] => Mux12.IN11
X7[20] => Mux11.IN11
X7[21] => Mux10.IN11
X7[22] => Mux9.IN11
X7[23] => Mux8.IN11
X7[24] => Mux7.IN11
X7[25] => Mux6.IN11
X7[26] => Mux5.IN11
X7[27] => Mux4.IN11
X7[28] => Mux3.IN11
X7[29] => Mux2.IN11
X7[30] => Mux1.IN11
X7[31] => Mux0.IN11
X8[0] => Mux31.IN12
X8[1] => Mux30.IN12
X8[2] => Mux29.IN12
X8[3] => Mux28.IN12
X8[4] => Mux27.IN12
X8[5] => Mux26.IN12
X8[6] => Mux25.IN12
X8[7] => Mux24.IN12
X8[8] => Mux23.IN12
X8[9] => Mux22.IN12
X8[10] => Mux21.IN12
X8[11] => Mux20.IN12
X8[12] => Mux19.IN12
X8[13] => Mux18.IN12
X8[14] => Mux17.IN12
X8[15] => Mux16.IN12
X8[16] => Mux15.IN12
X8[17] => Mux14.IN12
X8[18] => Mux13.IN12
X8[19] => Mux12.IN12
X8[20] => Mux11.IN12
X8[21] => Mux10.IN12
X8[22] => Mux9.IN12
X8[23] => Mux8.IN12
X8[24] => Mux7.IN12
X8[25] => Mux6.IN12
X8[26] => Mux5.IN12
X8[27] => Mux4.IN12
X8[28] => Mux3.IN12
X8[29] => Mux2.IN12
X8[30] => Mux1.IN12
X8[31] => Mux0.IN12
X9[0] => Mux31.IN13
X9[1] => Mux30.IN13
X9[2] => Mux29.IN13
X9[3] => Mux28.IN13
X9[4] => Mux27.IN13
X9[5] => Mux26.IN13
X9[6] => Mux25.IN13
X9[7] => Mux24.IN13
X9[8] => Mux23.IN13
X9[9] => Mux22.IN13
X9[10] => Mux21.IN13
X9[11] => Mux20.IN13
X9[12] => Mux19.IN13
X9[13] => Mux18.IN13
X9[14] => Mux17.IN13
X9[15] => Mux16.IN13
X9[16] => Mux15.IN13
X9[17] => Mux14.IN13
X9[18] => Mux13.IN13
X9[19] => Mux12.IN13
X9[20] => Mux11.IN13
X9[21] => Mux10.IN13
X9[22] => Mux9.IN13
X9[23] => Mux8.IN13
X9[24] => Mux7.IN13
X9[25] => Mux6.IN13
X9[26] => Mux5.IN13
X9[27] => Mux4.IN13
X9[28] => Mux3.IN13
X9[29] => Mux2.IN13
X9[30] => Mux1.IN13
X9[31] => Mux0.IN13
X10[0] => Mux31.IN14
X10[1] => Mux30.IN14
X10[2] => Mux29.IN14
X10[3] => Mux28.IN14
X10[4] => Mux27.IN14
X10[5] => Mux26.IN14
X10[6] => Mux25.IN14
X10[7] => Mux24.IN14
X10[8] => Mux23.IN14
X10[9] => Mux22.IN14
X10[10] => Mux21.IN14
X10[11] => Mux20.IN14
X10[12] => Mux19.IN14
X10[13] => Mux18.IN14
X10[14] => Mux17.IN14
X10[15] => Mux16.IN14
X10[16] => Mux15.IN14
X10[17] => Mux14.IN14
X10[18] => Mux13.IN14
X10[19] => Mux12.IN14
X10[20] => Mux11.IN14
X10[21] => Mux10.IN14
X10[22] => Mux9.IN14
X10[23] => Mux8.IN14
X10[24] => Mux7.IN14
X10[25] => Mux6.IN14
X10[26] => Mux5.IN14
X10[27] => Mux4.IN14
X10[28] => Mux3.IN14
X10[29] => Mux2.IN14
X10[30] => Mux1.IN14
X10[31] => Mux0.IN14
X11[0] => Mux31.IN15
X11[1] => Mux30.IN15
X11[2] => Mux29.IN15
X11[3] => Mux28.IN15
X11[4] => Mux27.IN15
X11[5] => Mux26.IN15
X11[6] => Mux25.IN15
X11[7] => Mux24.IN15
X11[8] => Mux23.IN15
X11[9] => Mux22.IN15
X11[10] => Mux21.IN15
X11[11] => Mux20.IN15
X11[12] => Mux19.IN15
X11[13] => Mux18.IN15
X11[14] => Mux17.IN15
X11[15] => Mux16.IN15
X11[16] => Mux15.IN15
X11[17] => Mux14.IN15
X11[18] => Mux13.IN15
X11[19] => Mux12.IN15
X11[20] => Mux11.IN15
X11[21] => Mux10.IN15
X11[22] => Mux9.IN15
X11[23] => Mux8.IN15
X11[24] => Mux7.IN15
X11[25] => Mux6.IN15
X11[26] => Mux5.IN15
X11[27] => Mux4.IN15
X11[28] => Mux3.IN15
X11[29] => Mux2.IN15
X11[30] => Mux1.IN15
X11[31] => Mux0.IN15
X12[0] => Mux31.IN16
X12[1] => Mux30.IN16
X12[2] => Mux29.IN16
X12[3] => Mux28.IN16
X12[4] => Mux27.IN16
X12[5] => Mux26.IN16
X12[6] => Mux25.IN16
X12[7] => Mux24.IN16
X12[8] => Mux23.IN16
X12[9] => Mux22.IN16
X12[10] => Mux21.IN16
X12[11] => Mux20.IN16
X12[12] => Mux19.IN16
X12[13] => Mux18.IN16
X12[14] => Mux17.IN16
X12[15] => Mux16.IN16
X12[16] => Mux15.IN16
X12[17] => Mux14.IN16
X12[18] => Mux13.IN16
X12[19] => Mux12.IN16
X12[20] => Mux11.IN16
X12[21] => Mux10.IN16
X12[22] => Mux9.IN16
X12[23] => Mux8.IN16
X12[24] => Mux7.IN16
X12[25] => Mux6.IN16
X12[26] => Mux5.IN16
X12[27] => Mux4.IN16
X12[28] => Mux3.IN16
X12[29] => Mux2.IN16
X12[30] => Mux1.IN16
X12[31] => Mux0.IN16
X13[0] => Mux31.IN17
X13[1] => Mux30.IN17
X13[2] => Mux29.IN17
X13[3] => Mux28.IN17
X13[4] => Mux27.IN17
X13[5] => Mux26.IN17
X13[6] => Mux25.IN17
X13[7] => Mux24.IN17
X13[8] => Mux23.IN17
X13[9] => Mux22.IN17
X13[10] => Mux21.IN17
X13[11] => Mux20.IN17
X13[12] => Mux19.IN17
X13[13] => Mux18.IN17
X13[14] => Mux17.IN17
X13[15] => Mux16.IN17
X13[16] => Mux15.IN17
X13[17] => Mux14.IN17
X13[18] => Mux13.IN17
X13[19] => Mux12.IN17
X13[20] => Mux11.IN17
X13[21] => Mux10.IN17
X13[22] => Mux9.IN17
X13[23] => Mux8.IN17
X13[24] => Mux7.IN17
X13[25] => Mux6.IN17
X13[26] => Mux5.IN17
X13[27] => Mux4.IN17
X13[28] => Mux3.IN17
X13[29] => Mux2.IN17
X13[30] => Mux1.IN17
X13[31] => Mux0.IN17
X14[0] => Mux31.IN18
X14[1] => Mux30.IN18
X14[2] => Mux29.IN18
X14[3] => Mux28.IN18
X14[4] => Mux27.IN18
X14[5] => Mux26.IN18
X14[6] => Mux25.IN18
X14[7] => Mux24.IN18
X14[8] => Mux23.IN18
X14[9] => Mux22.IN18
X14[10] => Mux21.IN18
X14[11] => Mux20.IN18
X14[12] => Mux19.IN18
X14[13] => Mux18.IN18
X14[14] => Mux17.IN18
X14[15] => Mux16.IN18
X14[16] => Mux15.IN18
X14[17] => Mux14.IN18
X14[18] => Mux13.IN18
X14[19] => Mux12.IN18
X14[20] => Mux11.IN18
X14[21] => Mux10.IN18
X14[22] => Mux9.IN18
X14[23] => Mux8.IN18
X14[24] => Mux7.IN18
X14[25] => Mux6.IN18
X14[26] => Mux5.IN18
X14[27] => Mux4.IN18
X14[28] => Mux3.IN18
X14[29] => Mux2.IN18
X14[30] => Mux1.IN18
X14[31] => Mux0.IN18
X15[0] => Mux31.IN19
X15[1] => Mux30.IN19
X15[2] => Mux29.IN19
X15[3] => Mux28.IN19
X15[4] => Mux27.IN19
X15[5] => Mux26.IN19
X15[6] => Mux25.IN19
X15[7] => Mux24.IN19
X15[8] => Mux23.IN19
X15[9] => Mux22.IN19
X15[10] => Mux21.IN19
X15[11] => Mux20.IN19
X15[12] => Mux19.IN19
X15[13] => Mux18.IN19
X15[14] => Mux17.IN19
X15[15] => Mux16.IN19
X15[16] => Mux15.IN19
X15[17] => Mux14.IN19
X15[18] => Mux13.IN19
X15[19] => Mux12.IN19
X15[20] => Mux11.IN19
X15[21] => Mux10.IN19
X15[22] => Mux9.IN19
X15[23] => Mux8.IN19
X15[24] => Mux7.IN19
X15[25] => Mux6.IN19
X15[26] => Mux5.IN19
X15[27] => Mux4.IN19
X15[28] => Mux3.IN19
X15[29] => Mux2.IN19
X15[30] => Mux1.IN19
X15[31] => Mux0.IN19
out_mux[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out_mux[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_mux[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out_mux[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out_mux[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out_mux[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out_mux[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out_mux[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out_mux[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out_mux[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_mux[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_mux[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_mux[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_mux[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_mux[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_mux[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_mux[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux2_1:MUX3
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
X0[0] => out_mux.DATAB
X0[1] => out_mux.DATAB
X0[2] => out_mux.DATAB
X0[3] => out_mux.DATAB
X0[4] => out_mux.DATAB
X0[5] => out_mux.DATAB
X0[6] => out_mux.DATAB
X0[7] => out_mux.DATAB
X0[8] => out_mux.DATAB
X0[9] => out_mux.DATAB
X0[10] => out_mux.DATAB
X0[11] => out_mux.DATAB
X0[12] => out_mux.DATAB
X0[13] => out_mux.DATAB
X0[14] => out_mux.DATAB
X0[15] => out_mux.DATAB
X0[16] => out_mux.DATAB
X0[17] => out_mux.DATAB
X0[18] => out_mux.DATAB
X0[19] => out_mux.DATAB
X0[20] => out_mux.DATAB
X0[21] => out_mux.DATAB
X0[22] => out_mux.DATAB
X0[23] => out_mux.DATAB
X0[24] => out_mux.DATAB
X0[25] => out_mux.DATAB
X0[26] => out_mux.DATAB
X0[27] => out_mux.DATAB
X0[28] => out_mux.DATAB
X0[29] => out_mux.DATAB
X0[30] => out_mux.DATAB
X0[31] => out_mux.DATAB
X1[0] => out_mux.DATAA
X1[1] => out_mux.DATAA
X1[2] => out_mux.DATAA
X1[3] => out_mux.DATAA
X1[4] => out_mux.DATAA
X1[5] => out_mux.DATAA
X1[6] => out_mux.DATAA
X1[7] => out_mux.DATAA
X1[8] => out_mux.DATAA
X1[9] => out_mux.DATAA
X1[10] => out_mux.DATAA
X1[11] => out_mux.DATAA
X1[12] => out_mux.DATAA
X1[13] => out_mux.DATAA
X1[14] => out_mux.DATAA
X1[15] => out_mux.DATAA
X1[16] => out_mux.DATAA
X1[17] => out_mux.DATAA
X1[18] => out_mux.DATAA
X1[19] => out_mux.DATAA
X1[20] => out_mux.DATAA
X1[21] => out_mux.DATAA
X1[22] => out_mux.DATAA
X1[23] => out_mux.DATAA
X1[24] => out_mux.DATAA
X1[25] => out_mux.DATAA
X1[26] => out_mux.DATAA
X1[27] => out_mux.DATAA
X1[28] => out_mux.DATAA
X1[29] => out_mux.DATAA
X1[30] => out_mux.DATAA
X1[31] => out_mux.DATAA
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[16] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[17] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[18] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[19] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[20] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[21] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[22] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[23] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[24] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[25] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[26] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[27] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[28] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[29] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[30] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[31] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|mips|arithmetic_logic_unit:alu
sel[0] => Mux0.IN8
sel[0] => Mux1.IN8
sel[0] => Mux2.IN8
sel[0] => Mux3.IN8
sel[0] => Mux4.IN8
sel[0] => Mux5.IN8
sel[0] => Mux6.IN8
sel[0] => Mux7.IN8
sel[0] => Mux8.IN8
sel[0] => Mux9.IN8
sel[0] => Mux10.IN8
sel[0] => Mux11.IN8
sel[0] => Mux12.IN8
sel[0] => Mux13.IN8
sel[0] => Mux14.IN8
sel[0] => Mux15.IN8
sel[0] => Mux16.IN8
sel[0] => Mux17.IN8
sel[0] => Mux18.IN8
sel[0] => Mux19.IN8
sel[0] => Mux20.IN8
sel[0] => Mux21.IN8
sel[0] => Mux22.IN8
sel[0] => Mux23.IN8
sel[0] => Mux24.IN8
sel[0] => Mux25.IN8
sel[0] => Mux26.IN8
sel[0] => Mux27.IN8
sel[0] => Mux28.IN8
sel[0] => Mux29.IN8
sel[0] => Mux30.IN8
sel[0] => Mux31.IN8
sel[1] => Mux0.IN7
sel[1] => Mux1.IN7
sel[1] => Mux2.IN7
sel[1] => Mux3.IN7
sel[1] => Mux4.IN7
sel[1] => Mux5.IN7
sel[1] => Mux6.IN7
sel[1] => Mux7.IN7
sel[1] => Mux8.IN7
sel[1] => Mux9.IN7
sel[1] => Mux10.IN7
sel[1] => Mux11.IN7
sel[1] => Mux12.IN7
sel[1] => Mux13.IN7
sel[1] => Mux14.IN7
sel[1] => Mux15.IN7
sel[1] => Mux16.IN7
sel[1] => Mux17.IN7
sel[1] => Mux18.IN7
sel[1] => Mux19.IN7
sel[1] => Mux20.IN7
sel[1] => Mux21.IN7
sel[1] => Mux22.IN7
sel[1] => Mux23.IN7
sel[1] => Mux24.IN7
sel[1] => Mux25.IN7
sel[1] => Mux26.IN7
sel[1] => Mux27.IN7
sel[1] => Mux28.IN7
sel[1] => Mux29.IN7
sel[1] => Mux30.IN7
sel[1] => Mux31.IN7
sel[2] => Mux0.IN6
sel[2] => Mux1.IN6
sel[2] => Mux2.IN6
sel[2] => Mux3.IN6
sel[2] => Mux4.IN6
sel[2] => Mux5.IN6
sel[2] => Mux6.IN6
sel[2] => Mux7.IN6
sel[2] => Mux8.IN6
sel[2] => Mux9.IN6
sel[2] => Mux10.IN6
sel[2] => Mux11.IN6
sel[2] => Mux12.IN6
sel[2] => Mux13.IN6
sel[2] => Mux14.IN6
sel[2] => Mux15.IN6
sel[2] => Mux16.IN6
sel[2] => Mux17.IN6
sel[2] => Mux18.IN6
sel[2] => Mux19.IN6
sel[2] => Mux20.IN6
sel[2] => Mux21.IN6
sel[2] => Mux22.IN6
sel[2] => Mux23.IN6
sel[2] => Mux24.IN6
sel[2] => Mux25.IN6
sel[2] => Mux26.IN6
sel[2] => Mux27.IN6
sel[2] => Mux28.IN6
sel[2] => Mux29.IN6
sel[2] => Mux30.IN6
sel[2] => Mux31.IN6
A[0] => Add0.IN33
A[0] => Add1.IN66
A[0] => temp.IN0
A[0] => temp.IN0
A[0] => Mux31.IN9
A[0] => Mux31.IN5
A[1] => Add0.IN32
A[1] => Add1.IN65
A[1] => temp.IN0
A[1] => temp.IN0
A[1] => Mux30.IN9
A[1] => Mux30.IN5
A[2] => Add0.IN31
A[2] => Add1.IN64
A[2] => temp.IN0
A[2] => temp.IN0
A[2] => Mux29.IN9
A[2] => Mux29.IN5
A[3] => Add0.IN30
A[3] => Add1.IN63
A[3] => temp.IN0
A[3] => temp.IN0
A[3] => Mux28.IN9
A[3] => Mux28.IN5
A[4] => Add0.IN29
A[4] => Add1.IN62
A[4] => temp.IN0
A[4] => temp.IN0
A[4] => Mux27.IN9
A[4] => Mux27.IN5
A[5] => Add0.IN28
A[5] => Add1.IN61
A[5] => temp.IN0
A[5] => temp.IN0
A[5] => Mux26.IN9
A[5] => Mux26.IN5
A[6] => Add0.IN27
A[6] => Add1.IN60
A[6] => temp.IN0
A[6] => temp.IN0
A[6] => Mux25.IN9
A[6] => Mux25.IN5
A[7] => Add0.IN26
A[7] => Add1.IN59
A[7] => temp.IN0
A[7] => temp.IN0
A[7] => Mux24.IN9
A[7] => Mux24.IN5
A[8] => Add0.IN25
A[8] => Add1.IN58
A[8] => temp.IN0
A[8] => temp.IN0
A[8] => Mux23.IN9
A[8] => Mux23.IN5
A[9] => Add0.IN24
A[9] => Add1.IN57
A[9] => temp.IN0
A[9] => temp.IN0
A[9] => Mux22.IN9
A[9] => Mux22.IN5
A[10] => Add0.IN23
A[10] => Add1.IN56
A[10] => temp.IN0
A[10] => temp.IN0
A[10] => Mux21.IN9
A[10] => Mux21.IN5
A[11] => Add0.IN22
A[11] => Add1.IN55
A[11] => temp.IN0
A[11] => temp.IN0
A[11] => Mux20.IN9
A[11] => Mux20.IN5
A[12] => Add0.IN21
A[12] => Add1.IN54
A[12] => temp.IN0
A[12] => temp.IN0
A[12] => Mux19.IN9
A[12] => Mux19.IN5
A[13] => Add0.IN20
A[13] => Add1.IN53
A[13] => temp.IN0
A[13] => temp.IN0
A[13] => Mux18.IN9
A[13] => Mux18.IN5
A[14] => Add0.IN19
A[14] => Add1.IN52
A[14] => temp.IN0
A[14] => temp.IN0
A[14] => Mux17.IN9
A[14] => Mux17.IN5
A[15] => Add0.IN18
A[15] => Add1.IN51
A[15] => temp.IN0
A[15] => temp.IN0
A[15] => Mux16.IN9
A[15] => Mux16.IN5
A[16] => Add0.IN17
A[16] => Add1.IN50
A[16] => temp.IN0
A[16] => temp.IN0
A[16] => Mux15.IN9
A[16] => Mux15.IN5
A[17] => Add0.IN16
A[17] => Add1.IN49
A[17] => temp.IN0
A[17] => temp.IN0
A[17] => Mux14.IN9
A[17] => Mux14.IN5
A[18] => Add0.IN15
A[18] => Add1.IN48
A[18] => temp.IN0
A[18] => temp.IN0
A[18] => Mux13.IN9
A[18] => Mux13.IN5
A[19] => Add0.IN14
A[19] => Add1.IN47
A[19] => temp.IN0
A[19] => temp.IN0
A[19] => Mux12.IN9
A[19] => Mux12.IN5
A[20] => Add0.IN13
A[20] => Add1.IN46
A[20] => temp.IN0
A[20] => temp.IN0
A[20] => Mux11.IN9
A[20] => Mux11.IN5
A[21] => Add0.IN12
A[21] => Add1.IN45
A[21] => temp.IN0
A[21] => temp.IN0
A[21] => Mux10.IN9
A[21] => Mux10.IN5
A[22] => Add0.IN11
A[22] => Add1.IN44
A[22] => temp.IN0
A[22] => temp.IN0
A[22] => Mux9.IN9
A[22] => Mux9.IN5
A[23] => Add0.IN10
A[23] => Add1.IN43
A[23] => temp.IN0
A[23] => temp.IN0
A[23] => Mux8.IN9
A[23] => Mux8.IN5
A[24] => Add0.IN9
A[24] => Add1.IN42
A[24] => temp.IN0
A[24] => temp.IN0
A[24] => Mux7.IN9
A[24] => Mux7.IN5
A[25] => Add0.IN8
A[25] => Add1.IN41
A[25] => temp.IN0
A[25] => temp.IN0
A[25] => Mux6.IN9
A[25] => Mux6.IN5
A[26] => Add0.IN7
A[26] => Add1.IN40
A[26] => temp.IN0
A[26] => temp.IN0
A[26] => Mux5.IN9
A[26] => Mux5.IN5
A[27] => Add0.IN6
A[27] => Add1.IN39
A[27] => temp.IN0
A[27] => temp.IN0
A[27] => Mux4.IN9
A[27] => Mux4.IN5
A[28] => Add0.IN5
A[28] => Add1.IN38
A[28] => temp.IN0
A[28] => temp.IN0
A[28] => Mux3.IN9
A[28] => Mux3.IN5
A[29] => Add0.IN4
A[29] => Add1.IN37
A[29] => temp.IN0
A[29] => temp.IN0
A[29] => Mux2.IN9
A[29] => Mux2.IN5
A[30] => Add0.IN3
A[30] => Add1.IN36
A[30] => temp.IN0
A[30] => temp.IN0
A[30] => Mux1.IN9
A[30] => Mux1.IN5
A[31] => Add0.IN1
A[31] => Add1.IN34
A[31] => temp.IN0
A[31] => temp.IN0
A[31] => Mux0.IN9
A[31] => Add0.IN2
A[31] => Add1.IN35
A[31] => Mux0.IN4
B[0] => Add0.IN66
B[0] => temp.IN1
B[0] => temp.IN1
B[0] => Mux31.IN10
B[0] => Add1.IN31
B[0] => Mux31.IN1
B[1] => Add0.IN65
B[1] => temp.IN1
B[1] => temp.IN1
B[1] => Mux30.IN10
B[1] => Add1.IN30
B[1] => Mux30.IN1
B[2] => Add0.IN64
B[2] => temp.IN1
B[2] => temp.IN1
B[2] => Mux29.IN10
B[2] => Add1.IN29
B[2] => Mux29.IN1
B[3] => Add0.IN63
B[3] => temp.IN1
B[3] => temp.IN1
B[3] => Mux28.IN10
B[3] => Add1.IN28
B[3] => Mux28.IN1
B[4] => Add0.IN62
B[4] => temp.IN1
B[4] => temp.IN1
B[4] => Mux27.IN10
B[4] => Add1.IN27
B[4] => Mux27.IN1
B[5] => Add0.IN61
B[5] => temp.IN1
B[5] => temp.IN1
B[5] => Mux26.IN10
B[5] => Add1.IN26
B[5] => Mux26.IN1
B[6] => Add0.IN60
B[6] => temp.IN1
B[6] => temp.IN1
B[6] => Mux25.IN10
B[6] => Add1.IN25
B[6] => Mux25.IN1
B[7] => Add0.IN59
B[7] => temp.IN1
B[7] => temp.IN1
B[7] => Mux24.IN10
B[7] => Add1.IN24
B[7] => Mux24.IN1
B[8] => Add0.IN58
B[8] => temp.IN1
B[8] => temp.IN1
B[8] => Mux23.IN10
B[8] => Add1.IN23
B[8] => Mux23.IN1
B[9] => Add0.IN57
B[9] => temp.IN1
B[9] => temp.IN1
B[9] => Mux22.IN10
B[9] => Add1.IN22
B[9] => Mux22.IN1
B[10] => Add0.IN56
B[10] => temp.IN1
B[10] => temp.IN1
B[10] => Mux21.IN10
B[10] => Add1.IN21
B[10] => Mux21.IN1
B[11] => Add0.IN55
B[11] => temp.IN1
B[11] => temp.IN1
B[11] => Mux20.IN10
B[11] => Add1.IN20
B[11] => Mux20.IN1
B[12] => Add0.IN54
B[12] => temp.IN1
B[12] => temp.IN1
B[12] => Mux19.IN10
B[12] => Add1.IN19
B[12] => Mux19.IN1
B[13] => Add0.IN53
B[13] => temp.IN1
B[13] => temp.IN1
B[13] => Mux18.IN10
B[13] => Add1.IN18
B[13] => Mux18.IN1
B[14] => Add0.IN52
B[14] => temp.IN1
B[14] => temp.IN1
B[14] => Mux17.IN10
B[14] => Add1.IN17
B[14] => Mux17.IN1
B[15] => Add0.IN51
B[15] => temp.IN1
B[15] => temp.IN1
B[15] => Mux16.IN10
B[15] => Add1.IN16
B[15] => Mux16.IN1
B[16] => Add0.IN50
B[16] => temp.IN1
B[16] => temp.IN1
B[16] => Mux15.IN10
B[16] => Add1.IN15
B[16] => Mux15.IN1
B[17] => Add0.IN49
B[17] => temp.IN1
B[17] => temp.IN1
B[17] => Mux14.IN10
B[17] => Add1.IN14
B[17] => Mux14.IN1
B[18] => Add0.IN48
B[18] => temp.IN1
B[18] => temp.IN1
B[18] => Mux13.IN10
B[18] => Add1.IN13
B[18] => Mux13.IN1
B[19] => Add0.IN47
B[19] => temp.IN1
B[19] => temp.IN1
B[19] => Mux12.IN10
B[19] => Add1.IN12
B[19] => Mux12.IN1
B[20] => Add0.IN46
B[20] => temp.IN1
B[20] => temp.IN1
B[20] => Mux11.IN10
B[20] => Add1.IN11
B[20] => Mux11.IN1
B[21] => Add0.IN45
B[21] => temp.IN1
B[21] => temp.IN1
B[21] => Mux10.IN10
B[21] => Add1.IN10
B[21] => Mux10.IN1
B[22] => Add0.IN44
B[22] => temp.IN1
B[22] => temp.IN1
B[22] => Mux9.IN10
B[22] => Add1.IN9
B[22] => Mux9.IN1
B[23] => Add0.IN43
B[23] => temp.IN1
B[23] => temp.IN1
B[23] => Mux8.IN10
B[23] => Add1.IN8
B[23] => Mux8.IN1
B[24] => Add0.IN42
B[24] => temp.IN1
B[24] => temp.IN1
B[24] => Mux7.IN10
B[24] => Add1.IN7
B[24] => Mux7.IN1
B[25] => Add0.IN41
B[25] => temp.IN1
B[25] => temp.IN1
B[25] => Mux6.IN10
B[25] => Add1.IN6
B[25] => Mux6.IN1
B[26] => Add0.IN40
B[26] => temp.IN1
B[26] => temp.IN1
B[26] => Mux5.IN10
B[26] => Add1.IN5
B[26] => Mux5.IN1
B[27] => Add0.IN39
B[27] => temp.IN1
B[27] => temp.IN1
B[27] => Mux4.IN10
B[27] => Add1.IN4
B[27] => Mux4.IN1
B[28] => Add0.IN38
B[28] => temp.IN1
B[28] => temp.IN1
B[28] => Mux3.IN10
B[28] => Add1.IN3
B[28] => Mux3.IN1
B[29] => Add0.IN37
B[29] => temp.IN1
B[29] => temp.IN1
B[29] => Mux2.IN10
B[29] => Add1.IN2
B[29] => Mux2.IN1
B[30] => Add0.IN36
B[30] => temp.IN1
B[30] => temp.IN1
B[30] => Mux1.IN10
B[30] => Add1.IN1
B[30] => Mux1.IN1
B[31] => Add0.IN34
B[31] => temp.IN1
B[31] => temp.IN1
B[31] => Mux0.IN10
B[31] => Add0.IN35
B[31] => Mux0.IN5
B[31] => Add1.IN32
B[31] => Add1.IN33
F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mips|data_memory:data_mem
clock => memory2:mem.clock
data_in[0] => memory2:mem.data[0]
data_in[1] => memory2:mem.data[1]
data_in[2] => memory2:mem.data[2]
data_in[3] => memory2:mem.data[3]
data_in[4] => memory2:mem.data[4]
data_in[5] => memory2:mem.data[5]
data_in[6] => memory2:mem.data[6]
data_in[7] => memory2:mem.data[7]
data_in[8] => memory2:mem.data[8]
data_in[9] => memory2:mem.data[9]
data_in[10] => memory2:mem.data[10]
data_in[11] => memory2:mem.data[11]
data_in[12] => memory2:mem.data[12]
data_in[13] => memory2:mem.data[13]
data_in[14] => memory2:mem.data[14]
data_in[15] => memory2:mem.data[15]
data_in[16] => memory2:mem.data[16]
data_in[17] => memory2:mem.data[17]
data_in[18] => memory2:mem.data[18]
data_in[19] => memory2:mem.data[19]
data_in[20] => memory2:mem.data[20]
data_in[21] => memory2:mem.data[21]
data_in[22] => memory2:mem.data[22]
data_in[23] => memory2:mem.data[23]
data_in[24] => memory2:mem.data[24]
data_in[25] => memory2:mem.data[25]
data_in[26] => memory2:mem.data[26]
data_in[27] => memory2:mem.data[27]
data_in[28] => memory2:mem.data[28]
data_in[29] => memory2:mem.data[29]
data_in[30] => memory2:mem.data[30]
data_in[31] => memory2:mem.data[31]
write_address[0] => memory2:mem.wraddress[0]
write_address[1] => memory2:mem.wraddress[1]
write_address[2] => memory2:mem.wraddress[2]
write_address[3] => memory2:mem.wraddress[3]
write_address[4] => memory2:mem.wraddress[4]
write_address[5] => memory2:mem.wraddress[5]
write_address[6] => memory2:mem.wraddress[6]
write_address[7] => memory2:mem.wraddress[7]
write_address[8] => memory2:mem.wraddress[8]
write_address[9] => memory2:mem.wraddress[9]
read_address[0] => memory2:mem.rdaddress[0]
read_address[1] => memory2:mem.rdaddress[1]
read_address[2] => memory2:mem.rdaddress[2]
read_address[3] => memory2:mem.rdaddress[3]
read_address[4] => memory2:mem.rdaddress[4]
read_address[5] => memory2:mem.rdaddress[5]
read_address[6] => memory2:mem.rdaddress[6]
read_address[7] => memory2:mem.rdaddress[7]
read_address[8] => memory2:mem.rdaddress[8]
read_address[9] => memory2:mem.rdaddress[9]
write_enable => memory2:mem.wren
data_out[0] <= memory2:mem.q[0]
data_out[1] <= memory2:mem.q[1]
data_out[2] <= memory2:mem.q[2]
data_out[3] <= memory2:mem.q[3]
data_out[4] <= memory2:mem.q[4]
data_out[5] <= memory2:mem.q[5]
data_out[6] <= memory2:mem.q[6]
data_out[7] <= memory2:mem.q[7]
data_out[8] <= memory2:mem.q[8]
data_out[9] <= memory2:mem.q[9]
data_out[10] <= memory2:mem.q[10]
data_out[11] <= memory2:mem.q[11]
data_out[12] <= memory2:mem.q[12]
data_out[13] <= memory2:mem.q[13]
data_out[14] <= memory2:mem.q[14]
data_out[15] <= memory2:mem.q[15]
data_out[16] <= memory2:mem.q[16]
data_out[17] <= memory2:mem.q[17]
data_out[18] <= memory2:mem.q[18]
data_out[19] <= memory2:mem.q[19]
data_out[20] <= memory2:mem.q[20]
data_out[21] <= memory2:mem.q[21]
data_out[22] <= memory2:mem.q[22]
data_out[23] <= memory2:mem.q[23]
data_out[24] <= memory2:mem.q[24]
data_out[25] <= memory2:mem.q[25]
data_out[26] <= memory2:mem.q[26]
data_out[27] <= memory2:mem.q[27]
data_out[28] <= memory2:mem.q[28]
data_out[29] <= memory2:mem.q[29]
data_out[30] <= memory2:mem.q[30]
data_out[31] <= memory2:mem.q[31]


|mips|data_memory:data_mem|memory2:mem
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]


|mips|data_memory:data_mem|memory2:mem|altsyncram:altsyncram_component
wren_a => altsyncram_upq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_upq1:auto_generated.data_a[0]
data_a[1] => altsyncram_upq1:auto_generated.data_a[1]
data_a[2] => altsyncram_upq1:auto_generated.data_a[2]
data_a[3] => altsyncram_upq1:auto_generated.data_a[3]
data_a[4] => altsyncram_upq1:auto_generated.data_a[4]
data_a[5] => altsyncram_upq1:auto_generated.data_a[5]
data_a[6] => altsyncram_upq1:auto_generated.data_a[6]
data_a[7] => altsyncram_upq1:auto_generated.data_a[7]
data_a[8] => altsyncram_upq1:auto_generated.data_a[8]
data_a[9] => altsyncram_upq1:auto_generated.data_a[9]
data_a[10] => altsyncram_upq1:auto_generated.data_a[10]
data_a[11] => altsyncram_upq1:auto_generated.data_a[11]
data_a[12] => altsyncram_upq1:auto_generated.data_a[12]
data_a[13] => altsyncram_upq1:auto_generated.data_a[13]
data_a[14] => altsyncram_upq1:auto_generated.data_a[14]
data_a[15] => altsyncram_upq1:auto_generated.data_a[15]
data_a[16] => altsyncram_upq1:auto_generated.data_a[16]
data_a[17] => altsyncram_upq1:auto_generated.data_a[17]
data_a[18] => altsyncram_upq1:auto_generated.data_a[18]
data_a[19] => altsyncram_upq1:auto_generated.data_a[19]
data_a[20] => altsyncram_upq1:auto_generated.data_a[20]
data_a[21] => altsyncram_upq1:auto_generated.data_a[21]
data_a[22] => altsyncram_upq1:auto_generated.data_a[22]
data_a[23] => altsyncram_upq1:auto_generated.data_a[23]
data_a[24] => altsyncram_upq1:auto_generated.data_a[24]
data_a[25] => altsyncram_upq1:auto_generated.data_a[25]
data_a[26] => altsyncram_upq1:auto_generated.data_a[26]
data_a[27] => altsyncram_upq1:auto_generated.data_a[27]
data_a[28] => altsyncram_upq1:auto_generated.data_a[28]
data_a[29] => altsyncram_upq1:auto_generated.data_a[29]
data_a[30] => altsyncram_upq1:auto_generated.data_a[30]
data_a[31] => altsyncram_upq1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_upq1:auto_generated.address_a[0]
address_a[1] => altsyncram_upq1:auto_generated.address_a[1]
address_a[2] => altsyncram_upq1:auto_generated.address_a[2]
address_a[3] => altsyncram_upq1:auto_generated.address_a[3]
address_a[4] => altsyncram_upq1:auto_generated.address_a[4]
address_a[5] => altsyncram_upq1:auto_generated.address_a[5]
address_a[6] => altsyncram_upq1:auto_generated.address_a[6]
address_a[7] => altsyncram_upq1:auto_generated.address_a[7]
address_a[8] => altsyncram_upq1:auto_generated.address_a[8]
address_a[9] => altsyncram_upq1:auto_generated.address_a[9]
address_b[0] => altsyncram_upq1:auto_generated.address_b[0]
address_b[1] => altsyncram_upq1:auto_generated.address_b[1]
address_b[2] => altsyncram_upq1:auto_generated.address_b[2]
address_b[3] => altsyncram_upq1:auto_generated.address_b[3]
address_b[4] => altsyncram_upq1:auto_generated.address_b[4]
address_b[5] => altsyncram_upq1:auto_generated.address_b[5]
address_b[6] => altsyncram_upq1:auto_generated.address_b[6]
address_b[7] => altsyncram_upq1:auto_generated.address_b[7]
address_b[8] => altsyncram_upq1:auto_generated.address_b[8]
address_b[9] => altsyncram_upq1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_upq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_upq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_upq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_upq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_upq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_upq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_upq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_upq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_upq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_upq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_upq1:auto_generated.q_b[9]
q_b[10] <= altsyncram_upq1:auto_generated.q_b[10]
q_b[11] <= altsyncram_upq1:auto_generated.q_b[11]
q_b[12] <= altsyncram_upq1:auto_generated.q_b[12]
q_b[13] <= altsyncram_upq1:auto_generated.q_b[13]
q_b[14] <= altsyncram_upq1:auto_generated.q_b[14]
q_b[15] <= altsyncram_upq1:auto_generated.q_b[15]
q_b[16] <= altsyncram_upq1:auto_generated.q_b[16]
q_b[17] <= altsyncram_upq1:auto_generated.q_b[17]
q_b[18] <= altsyncram_upq1:auto_generated.q_b[18]
q_b[19] <= altsyncram_upq1:auto_generated.q_b[19]
q_b[20] <= altsyncram_upq1:auto_generated.q_b[20]
q_b[21] <= altsyncram_upq1:auto_generated.q_b[21]
q_b[22] <= altsyncram_upq1:auto_generated.q_b[22]
q_b[23] <= altsyncram_upq1:auto_generated.q_b[23]
q_b[24] <= altsyncram_upq1:auto_generated.q_b[24]
q_b[25] <= altsyncram_upq1:auto_generated.q_b[25]
q_b[26] <= altsyncram_upq1:auto_generated.q_b[26]
q_b[27] <= altsyncram_upq1:auto_generated.q_b[27]
q_b[28] <= altsyncram_upq1:auto_generated.q_b[28]
q_b[29] <= altsyncram_upq1:auto_generated.q_b[29]
q_b[30] <= altsyncram_upq1:auto_generated.q_b[30]
q_b[31] <= altsyncram_upq1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mips|data_memory:data_mem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mips|mux2_1:MUX2
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
X0[0] => out_mux.DATAB
X0[1] => out_mux.DATAB
X0[2] => out_mux.DATAB
X0[3] => out_mux.DATAB
X0[4] => out_mux.DATAB
X0[5] => out_mux.DATAB
X0[6] => out_mux.DATAB
X0[7] => out_mux.DATAB
X0[8] => out_mux.DATAB
X0[9] => out_mux.DATAB
X0[10] => out_mux.DATAB
X0[11] => out_mux.DATAB
X0[12] => out_mux.DATAB
X0[13] => out_mux.DATAB
X0[14] => out_mux.DATAB
X0[15] => out_mux.DATAB
X0[16] => out_mux.DATAB
X0[17] => out_mux.DATAB
X0[18] => out_mux.DATAB
X0[19] => out_mux.DATAB
X0[20] => out_mux.DATAB
X0[21] => out_mux.DATAB
X0[22] => out_mux.DATAB
X0[23] => out_mux.DATAB
X0[24] => out_mux.DATAB
X0[25] => out_mux.DATAB
X0[26] => out_mux.DATAB
X0[27] => out_mux.DATAB
X0[28] => out_mux.DATAB
X0[29] => out_mux.DATAB
X0[30] => out_mux.DATAB
X0[31] => out_mux.DATAB
X1[0] => out_mux.DATAA
X1[1] => out_mux.DATAA
X1[2] => out_mux.DATAA
X1[3] => out_mux.DATAA
X1[4] => out_mux.DATAA
X1[5] => out_mux.DATAA
X1[6] => out_mux.DATAA
X1[7] => out_mux.DATAA
X1[8] => out_mux.DATAA
X1[9] => out_mux.DATAA
X1[10] => out_mux.DATAA
X1[11] => out_mux.DATAA
X1[12] => out_mux.DATAA
X1[13] => out_mux.DATAA
X1[14] => out_mux.DATAA
X1[15] => out_mux.DATAA
X1[16] => out_mux.DATAA
X1[17] => out_mux.DATAA
X1[18] => out_mux.DATAA
X1[19] => out_mux.DATAA
X1[20] => out_mux.DATAA
X1[21] => out_mux.DATAA
X1[22] => out_mux.DATAA
X1[23] => out_mux.DATAA
X1[24] => out_mux.DATAA
X1[25] => out_mux.DATAA
X1[26] => out_mux.DATAA
X1[27] => out_mux.DATAA
X1[28] => out_mux.DATAA
X1[29] => out_mux.DATAA
X1[30] => out_mux.DATAA
X1[31] => out_mux.DATAA
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[16] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[17] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[18] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[19] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[20] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[21] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[22] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[23] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[24] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[25] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[26] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[27] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[28] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[29] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[30] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[31] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


