{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489762178879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489762178884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 14:49:38 2017 " "Processing started: Fri Mar 17 14:49:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489762178884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762178884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762178884 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1489762180866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderN-Behavioral " "Found design unit 1: AdderN-Behavioral" {  } { { "AdderN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AdderN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191674 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderN " "Found entity 1: AdderN" {  } { { "AdderN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AdderN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762191674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavioral " "Found design unit 1: RegN-Behavioral" {  } { { "RegN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/RegN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191676 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "RegN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762191676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN-Behavioral " "Found design unit 1: AccN-Behavioral" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191678 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN " "Found entity 1: AccN" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762191678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accn_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AccN_Demo " "Found entity 1: AccN_Demo" {  } { { "AccN_Demo.bdf" "" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489762191679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762191679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccN_Demo " "Elaborating entity \"AccN_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489762191706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccN AccN:inst " "Elaborating entity \"AccN\" for hierarchy \"AccN:inst\"" {  } { { "AccN_Demo.bdf" "inst" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN_Demo.bdf" { { 248 544 752 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489762191890 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 AccN.vhd(21) " "VHDL expression error at AccN.vhd(21): expression has 8 elements, but must have 4 elements" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 21 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 AccN.vhd(22) " "VHDL expression error at AccN.vhd(22): expression has 8 elements, but must have 4 elements" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 22 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 AccN.vhd(23) " "VHDL expression error at AccN.vhd(23): expression has 8 elements, but must have 4 elements" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 23 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "operand0 AccN.vhd(19) " "VHDL error at AccN.vhd(19): formal port or parameter \"operand0\" must have actual or default value" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 19 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "operand1 AccN.vhd(19) " "VHDL error at AccN.vhd(19): formal port or parameter \"operand1\" must have actual or default value" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 19 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 AccN.vhd(23) " "VHDL expression error at AccN.vhd(23): expression has 4 elements, but must have 8 elements" {  } { { "AccN.vhd" "" { Text "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN.vhd" 23 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "AccN:inst " "Can't elaborate user hierarchy \"AccN:inst\"" {  } { { "AccN_Demo.bdf" "inst" { Schematic "C:/Users/jcoel/Desktop/LSD2/Aula5/Parte2/AccN_Demo.bdf" { { 248 544 752 360 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489762191892 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489762192601 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 17 14:49:52 2017 " "Processing ended: Fri Mar 17 14:49:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489762192601 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489762192601 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489762192601 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762192601 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489762193187 ""}
