// Seed: 3558934140
module module_0;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    input  tri0 id_2
);
  id_4 :
  assert property (@(posedge ~1) id_2 - 1)
  else;
  wire id_5 = id_1;
  id_6(
      .id_0(id_5)
  );
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2;
  always id_1 = id_1;
  tri1 id_2;
  final id_2 = 1'b0;
endmodule
module module_3 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output uwire id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    input tri id_12,
    input supply0 id_13,
    output tri1 id_14,
    input supply0 id_15,
    output uwire id_16,
    input supply0 id_17,
    output wire id_18,
    input supply0 id_19,
    output wire id_20,
    input uwire id_21,
    input wand id_22,
    input wand id_23,
    input uwire id_24
);
  wire id_26;
  wire id_27;
  module_2 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign id_14 = id_11;
endmodule
