# Reading pref.tcl
# do Problema1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/alu_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:34 on Sep 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/alu_pkg.sv 
# -- Compiling package alu_pkg
# -- Compiling module half_adder
# -- Compiling module full_adder
# -- Compiling module full_subtractor
# 
# Top level modules:
# 	half_adder
# 	full_adder
# 	full_subtractor
# End time: 13:30:34 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/sum_res_mul.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:34 on Sep 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/sum_res_mul.sv 
# -- Compiling module rca_adder
# -- Compiling module ripple_subtractor
# -- Compiling module array_multiplier
# 
# Top level modules:
# 	ripple_subtractor
# 	array_multiplier
# End time: 13:30:34 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:35 on Sep 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package alu_pkg
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:30:35 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/tb_alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:30:35 on Sep 06,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/tb_alu.sv 
# -- Compiling package tb_alu_sv_unit
# -- Importing package alu_pkg
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 13:30:35 on Sep 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_alu
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_alu 
# Start time: 13:30:35 on Sep 06,2025
# Loading sv_std.std
# Loading work.alu_pkg
# Loading work.tb_alu_sv_unit
# Loading work.tb_alu
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.rca_adder
# Loading work.ripple_subtractor
# Loading work.array_multiplier
# Loading work.full_adder
# Loading work.full_subtractor
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# === TB ALU N=4 ===
# [ OK ] ADD 3+5: 8 == 8
# [ OK ] ADD 9+9: 2 == 2
# [ OK ] SUB 7-2: 5 == 5
# [ OK ] SUB 2-7: b == b
# [ OK ] MUL 3*5: f == f
# [ OK ] MUL 15*15: e1 == e1
# [ OK ] DIV 9/3: 3 == 3
# [ OK ] DIV 7/2: 3 == 3
# [ OK ] MOD 7%3: 1 == 1
# [ OK ] MOD 9%4: 1 == 1
# [ OK ] AND A(1010)&B(0101): 0 == 0
# [ OK ] AND F&C: c == c
# [ OK ] OR  A|B: f == f
# [ OK ] OR  0|C: c == c
# [ OK ] XOR A^B: f == f
# [ OK ] XOR F^F: 0 == 0
# [ OK ] SLL 0011<<1: 6 == 6
# [ OK ] SLL 1001<<1: 2 == 2
# [ OK ] SRL 1000>>1: 4 == 4
# [ OK ] SRL 0001>>1: 0 == 0
# === FIN TB ===
# ** Note: $finish    : C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/tb_alu.sv(94)
#    Time: 20 ns  Iteration: 0  Instance: /tb_alu
# 1
# Break in Module tb_alu at C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio2/Problema1/tb_alu.sv line 94
# A time value could not be extracted from the current line
