{"Modified":"2021-08-23T20:30:00","Published":"2021-08-13T16:15:00","access":{"authentication":"NONE","complexity":"LOW","vector":"NETWORK"},"assigner":"psirt@nvidia.com","capec":[],"cvss":7.5,"cvss-time":"2021-08-23T20:30:00","cvss-vector":"AV:N/AC:L/Au:N/C:P/I:P/A:P","cwe":"CWE-908","id":"CVE-2021-1104","impact":{"availability":"PARTIAL","confidentiality":"PARTIAL","integrity":"PARTIAL"},"last-modified":"2021-08-23T20:30:00","references":["https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"],"summary":"The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.","vulnerable_configuration":[{"id":"cpe:2.3:a:risc-v:instruction_set_manual:*:*:*:*:*:*:*:*","title":"cpe:2.3:a:risc-v:instruction_set_manual:*:*:*:*:*:*:*:*"}],"vulnerable_configuration_cpe_2_2":[],"vulnerable_product":["cpe:2.3:a:risc-v:instruction_set_manual:*:*:*:*:*:*:*:*"]}