Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : vbw_adder_nco
Version: K-2015.06-SP4
Date   : Wed Apr 26 19:37:56 2017
****************************************


Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/packages/synopsys_2015/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db)


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
vbw_adder_nco          8000              saed32rvt_tt1p05v25c
adder_nco_WIDTH8_7     ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_7         ForQA             saed32rvt_tt1p05v25c
MFA_nco_7              ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_0     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_1     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_2     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_3     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_4     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_5     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_6     ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_0         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_1         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_2         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_3         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_4         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_5         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_6         ForQA             saed32rvt_tt1p05v25c
MFA_nco_0              ForQA             saed32rvt_tt1p05v25c
MFA_nco_1              ForQA             saed32rvt_tt1p05v25c
MFA_nco_2              ForQA             saed32rvt_tt1p05v25c
MFA_nco_3              ForQA             saed32rvt_tt1p05v25c
MFA_nco_4              ForQA             saed32rvt_tt1p05v25c
MFA_nco_5              ForQA             saed32rvt_tt1p05v25c
MFA_nco_6              ForQA             saed32rvt_tt1p05v25c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
vbw_adder_nco                            44.759   95.921 7.32e+07  213.925 100.0
  genblk1_7__adder_inst (adder_nco_WIDTH8_0)    5.588   12.018 9.11e+06   26.715  12.5
    mfa_inst (MFA_nco_0)                  0.677    1.693 1.31e+06    3.681   1.7
    adder_inst (adder_WIDTH7_0)           4.912   10.325 7.80e+06   23.034  10.8
  genblk1_6__adder_inst (adder_nco_WIDTH8_1)    5.547   11.959 9.09e+06   26.594  12.4
    mfa_inst (MFA_nco_1)                  0.736    1.732 1.35e+06    3.820   1.8
    adder_inst (adder_WIDTH7_1)           4.811   10.227 7.74e+06   22.774  10.6
  genblk1_5__adder_inst (adder_nco_WIDTH8_2)    5.674   12.087 9.10e+06   26.859  12.6
    mfa_inst (MFA_nco_2)                  0.711    1.674 1.30e+06    3.690   1.7
    adder_inst (adder_WIDTH7_2)           4.963   10.413 7.79e+06   23.169  10.8
  genblk1_4__adder_inst (adder_nco_WIDTH8_3)    5.420   11.728 9.06e+06   26.203  12.2
    mfa_inst (MFA_nco_3)                  0.749    1.747 1.36e+06    3.853   1.8
    adder_inst (adder_WIDTH7_3)           4.671    9.980 7.70e+06   22.350  10.4
  genblk1_3__adder_inst (adder_nco_WIDTH8_4)    5.570   11.921 9.03e+06   26.522  12.4
    mfa_inst (MFA_nco_4)                  0.678    1.610 1.25e+06    3.541   1.7
    adder_inst (adder_WIDTH7_4)           4.892   10.311 7.78e+06   22.981  10.7
  genblk1_2__adder_inst (adder_nco_WIDTH8_5)    5.512   11.872 9.09e+06   26.477  12.4
    mfa_inst (MFA_nco_5)                  0.742    1.741 1.36e+06    3.838   1.8
    adder_inst (adder_WIDTH7_5)           4.770   10.131 7.74e+06   22.639  10.6
  genblk1_1__adder_inst (adder_nco_WIDTH8_6)    5.674   12.072 9.11e+06   26.852  12.6
    mfa_inst (MFA_nco_6)                  0.722    1.705 1.31e+06    3.735   1.7
    adder_inst (adder_WIDTH7_6)           4.952   10.368 7.80e+06   23.116  10.8
  genblk1_0__adder_inst (adder_nco_WIDTH8_7)    5.413   11.724 9.06e+06   26.194  12.2
    mfa_inst (MFA_nco_7)                  0.740    1.740 1.36e+06    3.835   1.8
    adder_inst (adder_WIDTH7_7)           4.673    9.985 7.70e+06   22.359  10.5
1
