{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 12:50:53 2019 " "Info: Processing started: Thu May 16 12:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[24\] " "Warning: Node \"StoreControl:inst11\|Output\[24\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[25\] " "Warning: Node \"StoreControl:inst11\|Output\[25\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[26\] " "Warning: Node \"StoreControl:inst11\|Output\[26\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[27\] " "Warning: Node \"StoreControl:inst11\|Output\[27\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[28\] " "Warning: Node \"StoreControl:inst11\|Output\[28\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[29\] " "Warning: Node \"StoreControl:inst11\|Output\[29\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[30\] " "Warning: Node \"StoreControl:inst11\|Output\[30\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[31\] " "Warning: Node \"StoreControl:inst11\|Output\[31\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[0\] " "Warning: Node \"StoreControl:inst11\|Output\[0\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[1\] " "Warning: Node \"StoreControl:inst11\|Output\[1\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[2\] " "Warning: Node \"StoreControl:inst11\|Output\[2\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[3\] " "Warning: Node \"StoreControl:inst11\|Output\[3\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[4\] " "Warning: Node \"StoreControl:inst11\|Output\[4\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[5\] " "Warning: Node \"StoreControl:inst11\|Output\[5\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[6\] " "Warning: Node \"StoreControl:inst11\|Output\[6\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[7\] " "Warning: Node \"StoreControl:inst11\|Output\[7\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[16\] " "Warning: Node \"StoreControl:inst11\|Output\[16\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[17\] " "Warning: Node \"StoreControl:inst11\|Output\[17\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[18\] " "Warning: Node \"StoreControl:inst11\|Output\[18\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[19\] " "Warning: Node \"StoreControl:inst11\|Output\[19\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[20\] " "Warning: Node \"StoreControl:inst11\|Output\[20\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[21\] " "Warning: Node \"StoreControl:inst11\|Output\[21\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[22\] " "Warning: Node \"StoreControl:inst11\|Output\[22\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[23\] " "Warning: Node \"StoreControl:inst11\|Output\[23\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[24\] " "Warning: Node \"MUXMDR:inst16\|Out\[24\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[1\] " "Warning: Node \"MUXMDR:inst16\|Out\[1\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[2\] " "Warning: Node \"MUXMDR:inst16\|Out\[2\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[3\] " "Warning: Node \"MUXMDR:inst16\|Out\[3\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[25\] " "Warning: Node \"MUXMDR:inst16\|Out\[25\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[26\] " "Warning: Node \"MUXMDR:inst16\|Out\[26\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[27\] " "Warning: Node \"MUXMDR:inst16\|Out\[27\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[28\] " "Warning: Node \"MUXMDR:inst16\|Out\[28\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[29\] " "Warning: Node \"MUXMDR:inst16\|Out\[29\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[30\] " "Warning: Node \"MUXMDR:inst16\|Out\[30\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[31\] " "Warning: Node \"MUXMDR:inst16\|Out\[31\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[22\] " "Warning: Node \"MUXMDR:inst16\|Out\[22\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[0\] " "Warning: Node \"MUXMDR:inst16\|Out\[0\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[4\] " "Warning: Node \"MUXMDR:inst16\|Out\[4\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[5\] " "Warning: Node \"MUXMDR:inst16\|Out\[5\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[6\] " "Warning: Node \"MUXMDR:inst16\|Out\[6\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[7\] " "Warning: Node \"MUXMDR:inst16\|Out\[7\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[8\] " "Warning: Node \"StoreControl:inst11\|Output\[8\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[9\] " "Warning: Node \"StoreControl:inst11\|Output\[9\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[10\] " "Warning: Node \"StoreControl:inst11\|Output\[10\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[11\] " "Warning: Node \"StoreControl:inst11\|Output\[11\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[12\] " "Warning: Node \"StoreControl:inst11\|Output\[12\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[13\] " "Warning: Node \"StoreControl:inst11\|Output\[13\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[14\] " "Warning: Node \"StoreControl:inst11\|Output\[14\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreControl:inst11\|Output\[15\] " "Warning: Node \"StoreControl:inst11\|Output\[15\]\" is a latch" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[23\] " "Warning: Node \"MUXMDR:inst16\|Out\[23\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[20\] " "Warning: Node \"MUXMDR:inst16\|Out\[20\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[21\] " "Warning: Node \"MUXMDR:inst16\|Out\[21\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[18\] " "Warning: Node \"MUXMDR:inst16\|Out\[18\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[19\] " "Warning: Node \"MUXMDR:inst16\|Out\[19\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[16\] " "Warning: Node \"MUXMDR:inst16\|Out\[16\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[17\] " "Warning: Node \"MUXMDR:inst16\|Out\[17\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[15\] " "Warning: Node \"MUXMDR:inst16\|Out\[15\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[14\] " "Warning: Node \"MUXMDR:inst16\|Out\[14\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[12\] " "Warning: Node \"MUXMDR:inst16\|Out\[12\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[13\] " "Warning: Node \"MUXMDR:inst16\|Out\[13\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[11\] " "Warning: Node \"MUXMDR:inst16\|Out\[11\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[10\] " "Warning: Node \"MUXMDR:inst16\|Out\[10\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[8\] " "Warning: Node \"MUXMDR:inst16\|Out\[8\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MUXMDR:inst16\|Out\[9\] " "Warning: Node \"MUXMDR:inst16\|Out\[9\]\" is a latch" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MUXMDR:inst16\|Mux32~0 " "Info: Detected gated clock \"MUXMDR:inst16\|Mux32~0\" as buffer" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MUXMDR:inst16\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst26\|MDRMux\[0\] " "Info: Detected ripple clock \"Controler:inst26\|MDRMux\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst26\|MDRMux\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst26\|MDRMux\[1\] " "Info: Detected ripple clock \"Controler:inst26\|MDRMux\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst26\|MDRMux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "StoreControl:inst11\|Decoder0~1 " "Info: Detected gated clock \"StoreControl:inst11\|Decoder0~1\" as buffer" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "StoreControl:inst11\|Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst26\|StoreControl\[0\] " "Info: Detected ripple clock \"Controler:inst26\|StoreControl\[0\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst26\|StoreControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controler:inst26\|StoreControl\[1\] " "Info: Detected ripple clock \"Controler:inst26\|StoreControl\[1\]\" as buffer" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controler:inst26\|StoreControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "StoreControl:inst11\|Decoder0~0 " "Info: Detected gated clock \"StoreControl:inst11\|Decoder0~0\" as buffer" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "StoreControl:inst11\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Controler:inst26\|ALUSrcB\[0\] register Registrador:inst\|Saida\[25\] 100.56 MHz 9.944 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 100.56 MHz between source register \"Controler:inst26\|ALUSrcB\[0\]\" and destination register \"Registrador:inst\|Saida\[25\]\" (period= 9.944 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.761 ns + Longest register register " "Info: + Longest register to register delay is 9.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controler:inst26\|ALUSrcB\[0\] 1 REG LCFF_X18_Y12_N17 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 22; REG Node = 'Controler:inst26\|ALUSrcB\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst26|ALUSrcB[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.346 ns) 0.961 ns MUXUlaSourceB:inst13\|Mux0~1 2 COMB LCCOMB_X21_Y12_N8 3 " "Info: 2: + IC(0.615 ns) + CELL(0.346 ns) = 0.961 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 3; COMB Node = 'MUXUlaSourceB:inst13\|Mux0~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { Controler:inst26|ALUSrcB[0] MUXUlaSourceB:inst13|Mux0~1 } "NODE_NAME" } } { "UlaSourceB.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 1.409 ns Ula32:ULA\|carry_temp\[0\]~1 3 COMB LCCOMB_X21_Y12_N12 2 " "Info: 3: + IC(0.223 ns) + CELL(0.225 ns) = 1.409 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { MUXUlaSourceB:inst13|Mux0~1 Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 1.857 ns Ula32:ULA\|carry_temp\[1\]~2 4 COMB LCCOMB_X21_Y12_N4 3 " "Info: 4: + IC(0.223 ns) + CELL(0.225 ns) = 1.857 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.124 ns Ula32:ULA\|carry_temp\[3\]~42 5 COMB LCCOMB_X21_Y12_N0 3 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 2.124 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~42'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 2.479 ns Ula32:ULA\|carry_temp\[5\]~3 6 COMB LCCOMB_X22_Y12_N20 4 " "Info: 6: + IC(0.302 ns) + CELL(0.053 ns) = 2.479 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:ULA|carry_temp[3]~42 Ula32:ULA|carry_temp[5]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.748 ns Ula32:ULA\|carry_temp\[7\]~4 7 COMB LCCOMB_X22_Y12_N14 4 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.748 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~4'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ULA|carry_temp[5]~3 Ula32:ULA|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 3.028 ns Ula32:ULA\|carry_temp\[9\]~5 8 COMB LCCOMB_X22_Y12_N16 4 " "Info: 8: + IC(0.227 ns) + CELL(0.053 ns) = 3.028 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~5'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[9]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.301 ns Ula32:ULA\|carry_temp\[11\]~6 9 COMB LCCOMB_X22_Y12_N8 4 " "Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.301 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~6'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ULA|carry_temp[9]~5 Ula32:ULA|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.053 ns) 3.949 ns Ula32:ULA\|carry_temp\[13\]~7 10 COMB LCCOMB_X22_Y15_N20 4 " "Info: 10: + IC(0.595 ns) + CELL(0.053 ns) = 3.949 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { Ula32:ULA|carry_temp[11]~6 Ula32:ULA|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.234 ns Ula32:ULA\|carry_temp\[15\]~8 11 COMB LCCOMB_X22_Y15_N26 4 " "Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 4.234 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[15]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 4.522 ns Ula32:ULA\|carry_temp\[17\]~38 12 COMB LCCOMB_X22_Y15_N16 4 " "Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 4.522 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~38'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:ULA|carry_temp[15]~8 Ula32:ULA|carry_temp[17]~38 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.053 ns) 4.898 ns Ula32:ULA\|carry_temp\[19\]~34 13 COMB LCCOMB_X21_Y15_N0 4 " "Info: 13: + IC(0.323 ns) + CELL(0.053 ns) = 4.898 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~34'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.376 ns" { Ula32:ULA|carry_temp[17]~38 Ula32:ULA|carry_temp[19]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 5.178 ns Ula32:ULA\|carry_temp\[21\]~30 14 COMB LCCOMB_X21_Y15_N28 4 " "Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.178 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~30'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:ULA|carry_temp[19]~34 Ula32:ULA|carry_temp[21]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.053 ns) 5.611 ns Ula32:ULA\|carry_temp\[23\]~26 15 COMB LCCOMB_X21_Y15_N8 4 " "Info: 15: + IC(0.380 ns) + CELL(0.053 ns) = 5.611 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~26'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.433 ns" { Ula32:ULA|carry_temp[21]~30 Ula32:ULA|carry_temp[23]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.053 ns) 5.979 ns Ula32:ULA\|carry_temp\[25\]~22 16 COMB LCCOMB_X21_Y15_N20 4 " "Info: 16: + IC(0.315 ns) + CELL(0.053 ns) = 5.979 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~22'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.368 ns" { Ula32:ULA|carry_temp[23]~26 Ula32:ULA|carry_temp[25]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 6.251 ns Ula32:ULA\|carry_temp\[27\]~18 17 COMB LCCOMB_X21_Y15_N16 4 " "Info: 17: + IC(0.219 ns) + CELL(0.053 ns) = 6.251 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~18'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[25]~22 Ula32:ULA|carry_temp[27]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.053 ns) 6.904 ns Ula32:ULA\|carry_temp\[29\]~9 18 COMB LCCOMB_X21_Y14_N26 5 " "Info: 18: + IC(0.600 ns) + CELL(0.053 ns) = 6.904 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~9'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Ula32:ULA|carry_temp[27]~18 Ula32:ULA|carry_temp[29]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 7.174 ns Ula32:ULA\|carry_temp\[31\]~11 19 COMB LCCOMB_X21_Y14_N8 3 " "Info: 19: + IC(0.217 ns) + CELL(0.053 ns) = 7.174 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[31\]~11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ULA|carry_temp[29]~9 Ula32:ULA|carry_temp[31]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.154 ns) 7.650 ns Ula32:ULA\|Igual~11 20 COMB LCCOMB_X22_Y14_N28 1 " "Info: 20: + IC(0.322 ns) + CELL(0.154 ns) = 7.650 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~11'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Ula32:ULA|carry_temp[31]~11 Ula32:ULA|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.272 ns) 8.160 ns inst21~3 21 COMB LCCOMB_X22_Y14_N16 32 " "Info: 21: + IC(0.238 ns) + CELL(0.272 ns) = 8.160 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 32; COMB Node = 'inst21~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Ula32:ULA|Igual~11 inst21~3 } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { -208 184 232 -144 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.746 ns) 9.761 ns Registrador:inst\|Saida\[25\] 22 REG LCFF_X21_Y17_N17 2 " "Info: 22: + IC(0.855 ns) + CELL(0.746 ns) = 9.761 ns; Loc. = LCFF_X21_Y17_N17; Fanout = 2; REG Node = 'Registrador:inst\|Saida\[25\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { inst21~3 Registrador:inst|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 28.31 % ) " "Info: Total cell delay = 2.763 ns ( 28.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.998 ns ( 71.69 % ) " "Info: Total interconnect delay = 6.998 ns ( 71.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.761 ns" { Controler:inst26|ALUSrcB[0] MUXUlaSourceB:inst13|Mux0~1 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~42 Ula32:ULA|carry_temp[5]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[9]~5 Ula32:ULA|carry_temp[11]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[15]~8 Ula32:ULA|carry_temp[17]~38 Ula32:ULA|carry_temp[19]~34 Ula32:ULA|carry_temp[21]~30 Ula32:ULA|carry_temp[23]~26 Ula32:ULA|carry_temp[25]~22 Ula32:ULA|carry_temp[27]~18 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|carry_temp[31]~11 Ula32:ULA|Igual~11 inst21~3 Registrador:inst|Saida[25] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.761 ns" { Controler:inst26|ALUSrcB[0] {} MUXUlaSourceB:inst13|Mux0~1 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~42 {} Ula32:ULA|carry_temp[5]~3 {} Ula32:ULA|carry_temp[7]~4 {} Ula32:ULA|carry_temp[9]~5 {} Ula32:ULA|carry_temp[11]~6 {} Ula32:ULA|carry_temp[13]~7 {} Ula32:ULA|carry_temp[15]~8 {} Ula32:ULA|carry_temp[17]~38 {} Ula32:ULA|carry_temp[19]~34 {} Ula32:ULA|carry_temp[21]~30 {} Ula32:ULA|carry_temp[23]~26 {} Ula32:ULA|carry_temp[25]~22 {} Ula32:ULA|carry_temp[27]~18 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|carry_temp[31]~11 {} Ula32:ULA|Igual~11 {} inst21~3 {} Registrador:inst|Saida[25] {} } { 0.000ns 0.615ns 0.223ns 0.223ns 0.214ns 0.302ns 0.216ns 0.227ns 0.220ns 0.595ns 0.232ns 0.235ns 0.323ns 0.227ns 0.380ns 0.315ns 0.219ns 0.600ns 0.217ns 0.322ns 0.238ns 0.855ns } { 0.000ns 0.346ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1390 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1390; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Registrador:inst\|Saida\[25\] 3 REG LCFF_X21_Y17_N17 2 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X21_Y17_N17; Fanout = 2; REG Node = 'Registrador:inst\|Saida\[25\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { CLK~clkctrl Registrador:inst|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst|Saida[25] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.468 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1390 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1390; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns Controler:inst26\|ALUSrcB\[0\] 3 REG LCFF_X18_Y12_N17 22 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 22; REG Node = 'Controler:inst26\|ALUSrcB\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { CLK~clkctrl Controler:inst26|ALUSrcB[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { CLK CLK~clkctrl Controler:inst26|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst26|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst|Saida[25] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { CLK CLK~clkctrl Controler:inst26|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst26|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.761 ns" { Controler:inst26|ALUSrcB[0] MUXUlaSourceB:inst13|Mux0~1 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~42 Ula32:ULA|carry_temp[5]~3 Ula32:ULA|carry_temp[7]~4 Ula32:ULA|carry_temp[9]~5 Ula32:ULA|carry_temp[11]~6 Ula32:ULA|carry_temp[13]~7 Ula32:ULA|carry_temp[15]~8 Ula32:ULA|carry_temp[17]~38 Ula32:ULA|carry_temp[19]~34 Ula32:ULA|carry_temp[21]~30 Ula32:ULA|carry_temp[23]~26 Ula32:ULA|carry_temp[25]~22 Ula32:ULA|carry_temp[27]~18 Ula32:ULA|carry_temp[29]~9 Ula32:ULA|carry_temp[31]~11 Ula32:ULA|Igual~11 inst21~3 Registrador:inst|Saida[25] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.761 ns" { Controler:inst26|ALUSrcB[0] {} MUXUlaSourceB:inst13|Mux0~1 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~42 {} Ula32:ULA|carry_temp[5]~3 {} Ula32:ULA|carry_temp[7]~4 {} Ula32:ULA|carry_temp[9]~5 {} Ula32:ULA|carry_temp[11]~6 {} Ula32:ULA|carry_temp[13]~7 {} Ula32:ULA|carry_temp[15]~8 {} Ula32:ULA|carry_temp[17]~38 {} Ula32:ULA|carry_temp[19]~34 {} Ula32:ULA|carry_temp[21]~30 {} Ula32:ULA|carry_temp[23]~26 {} Ula32:ULA|carry_temp[25]~22 {} Ula32:ULA|carry_temp[27]~18 {} Ula32:ULA|carry_temp[29]~9 {} Ula32:ULA|carry_temp[31]~11 {} Ula32:ULA|Igual~11 {} inst21~3 {} Registrador:inst|Saida[25] {} } { 0.000ns 0.615ns 0.223ns 0.223ns 0.214ns 0.302ns 0.216ns 0.227ns 0.220ns 0.595ns 0.232ns 0.235ns 0.323ns 0.227ns 0.380ns 0.315ns 0.219ns 0.600ns 0.217ns 0.322ns 0.238ns 0.855ns } { 0.000ns 0.346ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.272ns 0.746ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CLK CLK~clkctrl Registrador:inst|Saida[25] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { CLK CLK~clkctrl Controler:inst26|ALUSrcB[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Controler:inst26|ALUSrcB[0] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 104 " "Warning: Circuit may not operate. Detected 104 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l991:auto_generated\|q_a\[2\] MUXMDR:inst16\|Out\[2\] CLK 2.646 ns " "Info: Found hold time violation between source  pin or register \"Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l991:auto_generated\|q_a\[2\]\" and destination pin or register \"MUXMDR:inst16\|Out\[2\]\" for clock \"CLK\" (Hold time is 2.646 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.814 ns + Largest " "Info: + Largest clock skew is 3.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.139 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.712 ns) 2.699 ns Controler:inst26\|MDRMux\[1\] 2 REG LCFF_X11_Y11_N13 26 " "Info: 2: + IC(1.133 ns) + CELL(0.712 ns) = 2.699 ns; Loc. = LCFF_X11_Y11_N13; Fanout = 26; REG Node = 'Controler:inst26\|MDRMux\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { CLK Controler:inst26|MDRMux[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.225 ns) 3.440 ns MUXMDR:inst16\|Mux32~0 3 COMB LCCOMB_X14_Y11_N6 1 " "Info: 3: + IC(0.516 ns) + CELL(0.225 ns) = 3.440 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'MUXMDR:inst16\|Mux32~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Controler:inst26|MDRMux[1] MUXMDR:inst16|Mux32~0 } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.000 ns) 5.157 ns MUXMDR:inst16\|Mux32~0clkctrl 4 COMB CLKCTRL_G6 32 " "Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 5.157 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'MUXMDR:inst16\|Mux32~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.053 ns) 6.139 ns MUXMDR:inst16\|Out\[2\] 5 REG LCCOMB_X26_Y15_N24 1 " "Info: 5: + IC(0.929 ns) + CELL(0.053 ns) = 6.139 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 1; REG Node = 'MUXMDR:inst16\|Out\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 30.04 % ) " "Info: Total cell delay = 1.844 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.295 ns ( 69.96 % ) " "Info: Total interconnect delay = 4.295 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { CLK Controler:inst26|MDRMux[1] MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { CLK {} CLK~combout {} Controler:inst26|MDRMux[1] {} MUXMDR:inst16|Mux32~0 {} MUXMDR:inst16|Mux32~0clkctrl {} MUXMDR:inst16|Out[2] {} } { 0.000ns 0.000ns 1.133ns 0.516ns 1.717ns 0.929ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.325 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1390 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1390; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.472 ns) 2.325 ns Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l991:auto_generated\|q_a\[2\] 3 MEM M4K_X20_Y15 3 " "Info: 3: + IC(0.656 ns) + CELL(0.472 ns) = 2.325 ns; Loc. = M4K_X20_Y15; Fanout = 3; MEM Node = 'Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l991:auto_generated\|q_a\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_l991.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l991.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 57.03 % ) " "Info: Total cell delay = 1.326 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 42.97 % ) " "Info: Total interconnect delay = 0.999 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { CLK CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { CLK Controler:inst26|MDRMux[1] MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { CLK {} CLK~combout {} Controler:inst26|MDRMux[1] {} MUXMDR:inst16|Mux32~0 {} MUXMDR:inst16|Mux32~0clkctrl {} MUXMDR:inst16|Out[2] {} } { 0.000ns 0.000ns 1.133ns 0.516ns 1.717ns 0.929ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { CLK CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_l991.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l991.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.032 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l991:auto_generated\|q_a\[2\] 1 MEM M4K_X20_Y15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y15; Fanout = 3; MEM Node = 'Memoria:inst2\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_l991:auto_generated\|q_a\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_l991.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l991.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.225 ns) 1.032 ns MUXMDR:inst16\|Out\[2\] 2 REG LCCOMB_X26_Y15_N24 1 " "Info: 2: + IC(0.756 ns) + CELL(0.225 ns) = 1.032 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 1; REG Node = 'MUXMDR:inst16\|Out\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.276 ns ( 26.74 % ) " "Info: Total cell delay = 0.276 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 73.26 % ) " "Info: Total interconnect delay = 0.756 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.032 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] {} MUXMDR:inst16|Out[2] {} } { 0.000ns 0.756ns } { 0.051ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_l991.tdf" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_l991.tdf" 33 2 0 } } { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { CLK Controler:inst26|MDRMux[1] MUXMDR:inst16|Mux32~0 MUXMDR:inst16|Mux32~0clkctrl MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { CLK {} CLK~combout {} Controler:inst26|MDRMux[1] {} MUXMDR:inst16|Mux32~0 {} MUXMDR:inst16|Mux32~0clkctrl {} MUXMDR:inst16|Out[2] {} } { 0.000ns 0.000ns 1.133ns 0.516ns 1.717ns 0.929ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { CLK CLK~clkctrl Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] MUXMDR:inst16|Out[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.032 ns" { Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_l991:auto_generated|q_a[2] {} MUXMDR:inst16|Out[2] {} } { 0.000ns 0.756ns } { 0.051ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OutputSC\[19\] StoreControl:inst11\|Output\[19\] 9.932 ns register " "Info: tco from clock \"CLK\" to destination pin \"OutputSC\[19\]\" through register \"StoreControl:inst11\|Output\[19\]\" is 9.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.583 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.712 ns) 2.738 ns Controler:inst26\|StoreControl\[1\] 2 REG LCFF_X9_Y11_N19 4 " "Info: 2: + IC(1.172 ns) + CELL(0.712 ns) = 2.738 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 4; REG Node = 'Controler:inst26\|StoreControl\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { CLK Controler:inst26|StoreControl[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.154 ns) 3.529 ns StoreControl:inst11\|Decoder0~0 3 COMB LCCOMB_X9_Y15_N16 1 " "Info: 3: + IC(0.637 ns) + CELL(0.154 ns) = 3.529 ns; Loc. = LCCOMB_X9_Y15_N16; Fanout = 1; COMB Node = 'StoreControl:inst11\|Decoder0~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { Controler:inst26|StoreControl[1] StoreControl:inst11|Decoder0~0 } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.000 ns) 4.646 ns StoreControl:inst11\|Decoder0~0clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(1.117 ns) + CELL(0.000 ns) = 4.646 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'StoreControl:inst11\|Decoder0~0clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.053 ns) 5.583 ns StoreControl:inst11\|Output\[19\] 5 REG LCCOMB_X19_Y14_N14 2 " "Info: 5: + IC(0.884 ns) + CELL(0.053 ns) = 5.583 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 2; REG Node = 'StoreControl:inst11\|Output\[19\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[19] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 31.76 % ) " "Info: Total cell delay = 1.773 ns ( 31.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.810 ns ( 68.24 % ) " "Info: Total interconnect delay = 3.810 ns ( 68.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { CLK Controler:inst26|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[19] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.583 ns" { CLK {} CLK~combout {} Controler:inst26|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[19] {} } { 0.000ns 0.000ns 1.172ns 0.637ns 1.117ns 0.884ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.349 ns + Longest register pin " "Info: + Longest register to pin delay is 4.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns StoreControl:inst11\|Output\[19\] 1 REG LCCOMB_X19_Y14_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 2; REG Node = 'StoreControl:inst11\|Output\[19\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { StoreControl:inst11|Output[19] } "NODE_NAME" } } { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(2.154 ns) 4.349 ns OutputSC\[19\] 2 PIN PIN_R2 0 " "Info: 2: + IC(2.195 ns) + CELL(2.154 ns) = 4.349 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'OutputSC\[19\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { StoreControl:inst11|Output[19] OutputSC[19] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 408 584 432 "OutputSC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 49.53 % ) " "Info: Total cell delay = 2.154 ns ( 49.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 50.47 % ) " "Info: Total interconnect delay = 2.195 ns ( 50.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { StoreControl:inst11|Output[19] OutputSC[19] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.349 ns" { StoreControl:inst11|Output[19] {} OutputSC[19] {} } { 0.000ns 2.195ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.583 ns" { CLK Controler:inst26|StoreControl[1] StoreControl:inst11|Decoder0~0 StoreControl:inst11|Decoder0~0clkctrl StoreControl:inst11|Output[19] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.583 ns" { CLK {} CLK~combout {} Controler:inst26|StoreControl[1] {} StoreControl:inst11|Decoder0~0 {} StoreControl:inst11|Decoder0~0clkctrl {} StoreControl:inst11|Output[19] {} } { 0.000ns 0.000ns 1.172ns 0.637ns 1.117ns 0.884ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { StoreControl:inst11|Output[19] OutputSC[19] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.349 ns" { StoreControl:inst11|Output[19] {} OutputSC[19] {} } { 0.000ns 2.195ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 68 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 12:50:55 2019 " "Info: Processing ended: Thu May 16 12:50:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
