#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ff46131ee70 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x5ff461350c20_0 .var "test_Op", 2 0;
v0x5ff461350d00_0 .net "test_Opcode", 5 0, L_0x5ff461362b10;  1 drivers
v0x5ff461350dc0_0 .var "test_clk", 0 0;
v0x5ff461350e60_0 .var "test_reset", 0 0;
v0x5ff461350f00_0 .var "test_s_inc", 0 0;
v0x5ff461351040_0 .var "test_s_inm", 0 0;
v0x5ff461351130_0 .var "test_we3", 0 0;
v0x5ff461351220_0 .var "test_wez", 0 0;
v0x5ff461351310_0 .net "test_z", 0 0, v0x5ff46134be50_0;  1 drivers
S_0x5ff46131f000 .scope module, "camino" "microc" 2 10, 3 1 0, S_0x5ff46131ee70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x5ff46134fcb0_0 .net "Op", 2 0, v0x5ff461350c20_0;  1 drivers
v0x5ff46134fda0_0 .net "Opcode", 5 0, L_0x5ff461362b10;  alias, 1 drivers
v0x5ff46134fe60_0 .net "alu_result", 7 0, v0x5ff4612fe980_0;  1 drivers
v0x5ff46134ff80_0 .net "clk", 0 0, v0x5ff461350dc0_0;  1 drivers
v0x5ff461350020_0 .net "mem_dir", 9 0, v0x5ff46134c410_0;  1 drivers
v0x5ff4613500e0_0 .net "opcode", 15 0, L_0x5ff461351450;  1 drivers
v0x5ff4613501a0_0 .net "pc_dir", 9 0, L_0x5ff461361810;  1 drivers
v0x5ff461350240_0 .net "reg_alu_1", 7 0, L_0x5ff4613620d0;  1 drivers
v0x5ff461350350_0 .net "reg_alu_2", 7 0, L_0x5ff4613627e0;  1 drivers
v0x5ff4613504a0_0 .net "reset", 0 0, v0x5ff461350e60_0;  1 drivers
v0x5ff461350590_0 .net "s_inc", 0 0, v0x5ff461350f00_0;  1 drivers
v0x5ff461350630_0 .net "s_inm", 0 0, v0x5ff461351040_0;  1 drivers
v0x5ff4613506d0_0 .net "sum_result", 9 0, L_0x5ff4613513b0;  1 drivers
v0x5ff461350770_0 .net "wd3", 7 0, L_0x5ff4613619e0;  1 drivers
v0x5ff461350860_0 .net "we3", 0 0, v0x5ff461351130_0;  1 drivers
v0x5ff461350900_0 .net "wez", 0 0, v0x5ff461351220_0;  1 drivers
v0x5ff4613509a0_0 .net "z", 0 0, v0x5ff46134be50_0;  alias, 1 drivers
v0x5ff461350a40_0 .net "zero", 0 0, v0x5ff46134b840_0;  1 drivers
L_0x5ff4613618f0 .part L_0x5ff461351450, 0, 10;
L_0x5ff461361ac0 .part L_0x5ff461351450, 4, 8;
L_0x5ff461362930 .part L_0x5ff461351450, 8, 4;
L_0x5ff4613629d0 .part L_0x5ff461351450, 4, 4;
L_0x5ff461362a70 .part L_0x5ff461351450, 0, 4;
L_0x5ff461362b10 .part L_0x5ff461351450, 10, 6;
S_0x5ff4613208d0 .scope module, "ALU" "alu" 3 22, 4 1 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x5ff46132ff30_0 .net "A", 7 0, L_0x5ff4613620d0;  alias, 1 drivers
v0x5ff46132ffd0_0 .net "B", 7 0, L_0x5ff4613627e0;  alias, 1 drivers
v0x5ff4612fe8b0_0 .net "Op", 2 0, v0x5ff461350c20_0;  alias, 1 drivers
v0x5ff4612fe980_0 .var "S", 7 0;
v0x5ff46134b840_0 .var "zero", 0 0;
E_0x5ff4613143a0 .event anyedge, v0x5ff4612fe8b0_0, v0x5ff46132ffd0_0, v0x5ff46132ff30_0;
S_0x5ff46134b9f0 .scope module, "FFZ" "ffd" 3 26, 5 58 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5ff46134bc10_0 .net "carga", 0 0, v0x5ff461351220_0;  alias, 1 drivers
v0x5ff46134bcf0_0 .net "clk", 0 0, v0x5ff461350dc0_0;  alias, 1 drivers
v0x5ff46134bdb0_0 .net "d", 0 0, v0x5ff46134b840_0;  alias, 1 drivers
v0x5ff46134be50_0 .var "q", 0 0;
v0x5ff46134bef0_0 .net "reset", 0 0, v0x5ff461350e60_0;  alias, 1 drivers
E_0x5ff461313500 .event posedge, v0x5ff46134bef0_0, v0x5ff46134bcf0_0;
S_0x5ff46134c080 .scope module, "PC" "registro" 3 11, 5 35 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x5ff46134c260 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x5ff46134c330_0 .net "D", 9 0, L_0x5ff461361810;  alias, 1 drivers
v0x5ff46134c410_0 .var "Q", 9 0;
v0x5ff46134c4f0_0 .net "clk", 0 0, v0x5ff461350dc0_0;  alias, 1 drivers
v0x5ff46134c5f0_0 .net "reset", 0 0, v0x5ff461350e60_0;  alias, 1 drivers
S_0x5ff46134c710 .scope module, "banco" "regfile" 3 24, 5 2 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x5ff46134ca50 .array "R", 15 0, 7 0;
v0x5ff46134cb30_0 .net "RA1", 3 0, L_0x5ff461362930;  1 drivers
v0x5ff46134cc10_0 .net "RA2", 3 0, L_0x5ff4613629d0;  1 drivers
v0x5ff46134ccd0_0 .net "RD1", 7 0, L_0x5ff4613620d0;  alias, 1 drivers
v0x5ff46134cdc0_0 .net "RD2", 7 0, L_0x5ff4613627e0;  alias, 1 drivers
v0x5ff46134ceb0_0 .net "WA3", 3 0, L_0x5ff461362a70;  1 drivers
v0x5ff46134cf70_0 .net "WD3", 7 0, L_0x5ff4613619e0;  alias, 1 drivers
v0x5ff46134d050_0 .net *"_ivl_0", 31 0, L_0x5ff461361c40;  1 drivers
v0x5ff46134d130_0 .net *"_ivl_10", 5 0, L_0x5ff461361ec0;  1 drivers
L_0x70e79049d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ff46134d210_0 .net *"_ivl_13", 1 0, L_0x70e79049d138;  1 drivers
L_0x70e79049d180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ff46134d2f0_0 .net/2u *"_ivl_14", 7 0, L_0x70e79049d180;  1 drivers
v0x5ff46134d3d0_0 .net *"_ivl_18", 31 0, L_0x5ff461362260;  1 drivers
L_0x70e79049d1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff46134d4b0_0 .net *"_ivl_21", 27 0, L_0x70e79049d1c8;  1 drivers
L_0x70e79049d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff46134d590_0 .net/2u *"_ivl_22", 31 0, L_0x70e79049d210;  1 drivers
v0x5ff46134d670_0 .net *"_ivl_24", 0 0, L_0x5ff461362390;  1 drivers
v0x5ff46134d730_0 .net *"_ivl_26", 7 0, L_0x5ff4613624d0;  1 drivers
v0x5ff46134d810_0 .net *"_ivl_28", 5 0, L_0x5ff4613625c0;  1 drivers
L_0x70e79049d0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff46134d8f0_0 .net *"_ivl_3", 27 0, L_0x70e79049d0a8;  1 drivers
L_0x70e79049d258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ff46134d9d0_0 .net *"_ivl_31", 1 0, L_0x70e79049d258;  1 drivers
L_0x70e79049d2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ff46134dab0_0 .net/2u *"_ivl_32", 7 0, L_0x70e79049d2a0;  1 drivers
L_0x70e79049d0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff46134db90_0 .net/2u *"_ivl_4", 31 0, L_0x70e79049d0f0;  1 drivers
v0x5ff46134dc70_0 .net *"_ivl_6", 0 0, L_0x5ff461361ce0;  1 drivers
v0x5ff46134dd30_0 .net *"_ivl_8", 7 0, L_0x5ff461361e20;  1 drivers
v0x5ff46134de10_0 .net "clk", 0 0, v0x5ff461350dc0_0;  alias, 1 drivers
v0x5ff46134deb0_0 .net "we3", 0 0, v0x5ff461351130_0;  alias, 1 drivers
E_0x5ff461313860 .event posedge, v0x5ff46134bcf0_0;
L_0x5ff461361c40 .concat [ 4 28 0 0], L_0x5ff461362930, L_0x70e79049d0a8;
L_0x5ff461361ce0 .cmp/ne 32, L_0x5ff461361c40, L_0x70e79049d0f0;
L_0x5ff461361e20 .array/port v0x5ff46134ca50, L_0x5ff461361ec0;
L_0x5ff461361ec0 .concat [ 4 2 0 0], L_0x5ff461362930, L_0x70e79049d138;
L_0x5ff4613620d0 .functor MUXZ 8, L_0x70e79049d180, L_0x5ff461361e20, L_0x5ff461361ce0, C4<>;
L_0x5ff461362260 .concat [ 4 28 0 0], L_0x5ff4613629d0, L_0x70e79049d1c8;
L_0x5ff461362390 .cmp/ne 32, L_0x5ff461362260, L_0x70e79049d210;
L_0x5ff4613624d0 .array/port v0x5ff46134ca50, L_0x5ff4613625c0;
L_0x5ff4613625c0 .concat [ 4 2 0 0], L_0x5ff4613629d0, L_0x70e79049d258;
L_0x5ff4613627e0 .functor MUXZ 8, L_0x70e79049d2a0, L_0x5ff4613624d0, L_0x5ff461362390, C4<>;
S_0x5ff46134e0c0 .scope module, "instruccion" "memprog" 3 15, 6 1 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x5ff461351450 .functor BUFZ 16, L_0x5ff461361570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ff46134e310_0 .net "Address", 9 0, v0x5ff46134c410_0;  alias, 1 drivers
v0x5ff46134e3f0_0 .net "Data", 15 0, L_0x5ff461351450;  alias, 1 drivers
v0x5ff46134e4b0 .array "Mem", 1023 0, 15 0;
v0x5ff46134e550_0 .net *"_ivl_0", 15 0, L_0x5ff461361570;  1 drivers
v0x5ff46134e630_0 .net *"_ivl_2", 11 0, L_0x5ff461361630;  1 drivers
L_0x70e79049d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ff46134e760_0 .net *"_ivl_5", 1 0, L_0x70e79049d060;  1 drivers
v0x5ff46134e840_0 .net "clk", 0 0, v0x5ff461350dc0_0;  alias, 1 drivers
L_0x5ff461361570 .array/port v0x5ff46134e4b0, L_0x5ff461361630;
L_0x5ff461361630 .concat [ 10 2 0 0], v0x5ff46134c410_0, L_0x70e79049d060;
S_0x5ff46134e960 .scope module, "mux_10_bit" "mux2" 3 17, 5 47 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5ff46134eb40 .param/l "WIDTH" 0 5 47, +C4<00000000000000000000000000001010>;
v0x5ff46134ec10_0 .net "D0", 9 0, L_0x5ff4613618f0;  1 drivers
v0x5ff46134ecf0_0 .net "D1", 9 0, v0x5ff46134c410_0;  alias, 1 drivers
v0x5ff46134ee00_0 .net "Y", 9 0, L_0x5ff461361810;  alias, 1 drivers
v0x5ff46134eed0_0 .net "s", 0 0, v0x5ff461350f00_0;  alias, 1 drivers
L_0x5ff461361810 .functor MUXZ 10, L_0x5ff4613618f0, v0x5ff46134c410_0, v0x5ff461350f00_0, C4<>;
S_0x5ff46134f020 .scope module, "mux_8_bit" "mux2" 3 20, 5 47 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5ff46134f200 .param/l "WIDTH" 0 5 47, +C4<00000000000000000000000000001000>;
v0x5ff46134f340_0 .net "D0", 7 0, v0x5ff4612fe980_0;  alias, 1 drivers
v0x5ff46134f450_0 .net "D1", 7 0, L_0x5ff461361ac0;  1 drivers
v0x5ff46134f510_0 .net "Y", 7 0, L_0x5ff4613619e0;  alias, 1 drivers
v0x5ff46134f610_0 .net "s", 0 0, v0x5ff461351040_0;  alias, 1 drivers
L_0x5ff4613619e0 .functor MUXZ 8, v0x5ff4612fe980_0, L_0x5ff461361ac0, v0x5ff461351040_0, C4<>;
S_0x5ff46134f760 .scope module, "suma_pc" "sum" 3 13, 5 27 0, S_0x5ff46131f000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x5ff46134f9b0_0 .net "A", 9 0, v0x5ff46134c410_0;  alias, 1 drivers
L_0x70e79049d018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5ff46134fa90_0 .net "B", 9 0, L_0x70e79049d018;  1 drivers
v0x5ff46134fb70_0 .net "Y", 9 0, L_0x5ff4613513b0;  alias, 1 drivers
L_0x5ff4613513b0 .arith/sum 10, v0x5ff46134c410_0, L_0x70e79049d018;
    .scope S_0x5ff46134c080;
T_0 ;
    %wait E_0x5ff461313500;
    %load/vec4 v0x5ff46134c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5ff46134c410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ff46134c330_0;
    %assign/vec4 v0x5ff46134c410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ff46134e0c0;
T_1 ;
    %vpi_call 6 9 "$readmemb", "data/progfile.dat", v0x5ff46134e4b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5ff4613208d0;
T_2 ;
    %wait E_0x5ff4613143a0;
    %load/vec4 v0x5ff4612fe8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5ff46132ff30_0;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5ff46132ff30_0;
    %inv;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5ff46132ff30_0;
    %load/vec4 v0x5ff46132ffd0_0;
    %add;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5ff46132ff30_0;
    %load/vec4 v0x5ff46132ffd0_0;
    %sub;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5ff46132ff30_0;
    %load/vec4 v0x5ff46132ffd0_0;
    %and;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5ff46132ff30_0;
    %load/vec4 v0x5ff46132ffd0_0;
    %or;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5ff46132ff30_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x5ff46132ffd0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5ff4612fe980_0, 0, 8;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ff4612fe980_0;
    %or/r;
    %inv;
    %store/vec4 v0x5ff46134b840_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ff46134c710;
T_3 ;
    %vpi_call 5 12 "$readmemb", "data/regfile.dat", v0x5ff46134ca50 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5ff46134c710;
T_4 ;
    %wait E_0x5ff461313860;
    %load/vec4 v0x5ff46134deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5ff46134cf70_0;
    %load/vec4 v0x5ff46134ceb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ff46134ca50, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ff46134b9f0;
T_5 ;
    %wait E_0x5ff461313500;
    %load/vec4 v0x5ff46134bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ff46134be50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ff46134bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5ff46134bdb0_0;
    %assign/vec4 v0x5ff46134be50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ff46131ee70;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350dc0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461350dc0_0, 0, 1;
    %delay 4000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ff46131ee70;
T_7 ;
    %vpi_call 2 24 "$dumpfile", "data/microc_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350e60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461350e60_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5ff46131ee70;
T_8 ;
    %wait E_0x5ff461313500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461350f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff461351040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff461351220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ff461350c20_0, 0, 3;
    %delay 4000, 0;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbenchs/microc_tb.v";
    "src/microc.v";
    "src/alu.v";
    "src/componentes.v";
    "src/memprog.v";
