Circuit: * C:\Users\Tyler\Documents\Projects\Electronics\LiPoLogger\Simulation\VoltageSamplingCircuit\VoltSampleSim_V2.asc

Limiting rise time of source v3 to 0.01
Limiting fall time of source v3 to 0.01
Limiting rise time of source v4 to 0.005
Limiting fall time of source v4 to 0.005
WARNING: Node NC_04 is floating.

WARNING: Less than two connections to node NC_01.  This node is used by Q4.
WARNING: Less than two connections to node NC_02.  This node is used by Q4.
WARNING: Less than two connections to node N015.  This node is used by V6.
WARNING: Less than two connections to node NC_03.  This node is used by D2.
WARNING: Less than two connections to node NC_04.  This node is used by D2.
Direct Newton iteration for .op point succeeded.
Heightened Def Con from 0.11 to 0.11
Heightened Def Con from 0.91 to 0.91
Heightened Def Con from 0.91 ++to 0.91
Heightened Def Con from 0.91 to 0.91

Date: Mon Sep 06 12:21:44 2021
Total elapsed time: 1.121 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 152455
traniter = 152423
tranpoints = 35383
accept = 29023
rejected = 6366
matrix size = 38
fillins = 10
solver = Normal
Matrix Compiler1: 2.35 KB object code size  0.4/0.2/[0.2]
Matrix Compiler2: 2.90 KB object code size  0.2/0.3/[0.2]

