Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 18:20:43 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_network_0_0 (xilinx.com:hls:network:1.0) from (Rev. 1912231801) to (Rev. 1912231816)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_network_0_0'.


-Upgrade has removed interface 'ap_ctrl'

-Upgrade has removed interface 'ap_return'

-Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)

-Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_network_0_0'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_return'

-Upgrade has removed port 'ap_start'

-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_AXILiteS_ARADDR'

-Upgrade has added port 's_axi_AXILiteS_ARREADY'

-Upgrade has added port 's_axi_AXILiteS_ARVALID'

-Upgrade has added port 's_axi_AXILiteS_AWADDR'

-Upgrade has added port 's_axi_AXILiteS_AWREADY'

-Upgrade has added port 's_axi_AXILiteS_AWVALID'

-Upgrade has added port 's_axi_AXILiteS_BREADY'

-Upgrade has added port 's_axi_AXILiteS_BRESP'

-Upgrade has added port 's_axi_AXILiteS_BVALID'

-Upgrade has added port 's_axi_AXILiteS_RDATA'

-Upgrade has added port 's_axi_AXILiteS_RREADY'

-Upgrade has added port 's_axi_AXILiteS_RRESP'

-Upgrade has added port 's_axi_AXILiteS_RVALID'

-Upgrade has added port 's_axi_AXILiteS_WDATA'

-Upgrade has added port 's_axi_AXILiteS_WREADY'

-Upgrade has added port 's_axi_AXILiteS_WSTRB'

-Upgrade has added port 's_axi_AXILiteS_WVALID'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 18:09:40 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_network_0_0 (xilinx.com:hls:network:1.0 (Rev. 1912231801)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 18:09:15 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_network_0_0 (xilinx.com:hls:network:1.0) from (Rev. 1912231800) to (Rev. 1912231801)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 18:04:29 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_network_0_0 (xilinx.com:hls:network:1.0) from (Rev. 1912231556) to (Rev. 1912231800)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_network_0_0'.


-Upgrade has removed interface 'interrupt'

-Upgrade has removed interface 's_axi_AXILiteS'

-Upgrade has added interface 'ap_ctrl' (xilinx.com:interface:acc_handshake:1.0)

-Upgrade has added interface 'ap_return' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_network_0_0'. These changes may impact your design.


-Upgrade has removed port 'interrupt'

-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'

-Upgrade has added port 'ap_done'

-Upgrade has added port 'ap_idle'

-Upgrade has added port 'ap_ready'

-Upgrade has added port 'ap_return'

-Upgrade has added port 'ap_start'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 16:03:05 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_network_0_0 (xilinx.com:hls:network:1.0) from (Rev. 1912211741) to (Rev. 1912231556)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 21 17:43:35 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_network_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_network_0_0 (xilinx.com:hls:network:1.0) from (Rev. 1912201818) to (Rev. 1912211741)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 21 10:39:07 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_100M_2'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_100M_2 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 21 10:39:07 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 21 10:39:07 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 10)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_0'. These changes may impact your design.



