read -sv run_verilog_mid/adder_32b_9_96_9da624cc36155fd5143b14f9e7623d1a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_9da624cc36155fd5143b14f9e7623d1a_yosys.v
