// Seed: 499562656
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wire id_3,
    output tri0 id_4
    , id_16, id_17,
    input tri0 id_5,
    output uwire id_6,
    output supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    output tri id_10,
    input wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wire id_14
);
  assign id_4 = 1'b0;
  id_18(
      .id_0(id_0),
      .id_1((1)),
      .id_2(id_12),
      .id_3(id_4),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(1),
      .id_7(1)
  );
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    input  wand id_2,
    input  tri0 id_3
);
  wire id_5;
  module_0(
      id_1, id_1, id_1, id_3, id_1, id_3, id_1, id_1, id_1, id_2, id_1, id_2, id_3, id_0, id_3
  );
  assign id_1 = 1'b0;
endmodule
