{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573102679626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573102679632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 21:57:59 2019 " "Processing started: Wed Nov 06 21:57:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573102679632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102679632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102679632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573102680843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573102680843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/clock_choice.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/clock_choice.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_choice " "Found entity 1: clock_choice" {  } { { "../Source/clock_choice.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_choice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/day_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/day_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 day_display " "Found entity 1: day_display" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/month_day.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/month_day.v" { { "Info" "ISGN_ENTITY_NAME" "1 month_day " "Found entity 1: month_day" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/counters.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counters " "Found entity 1: Counters" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/github/ecen-2350-digital-logic-lab-2/source/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../Source/clock_divider.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573102693157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573102693254 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] Lab2.v(24) " "Output port \"LEDR\[9..2\]\" at Lab2.v(24) has no driver" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573102693262 "|Lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CD0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CD0\"" {  } { { "../Source/Lab2.v" "CD0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(27) " "Verilog HDL assignment warning at clock_divider.v(27): truncated value with size 32 to match size of target (24)" {  } { { "../Source/clock_divider.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693293 "|Lab2|clock_divider:CD0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CD1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CD1\"" {  } { { "../Source/Lab2.v" "CD1" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(27) " "Verilog HDL assignment warning at clock_divider.v(27): truncated value with size 32 to match size of target (24)" {  } { { "../Source/clock_divider.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693308 "|Lab2|clock_divider:CD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_choice clock_choice:CC0 " "Elaborating entity \"clock_choice\" for hierarchy \"clock_choice:CC0\"" {  } { { "../Source/Lab2.v" "CC0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693322 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s1 clock_choice.v(18) " "Verilog HDL Always Construct warning at clock_choice.v(18): variable \"s1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/clock_choice.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_choice.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573102693330 "|Lab2|clock_choice:CC0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s2 clock_choice.v(19) " "Verilog HDL Always Construct warning at clock_choice.v(19): variable \"s2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/clock_choice.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_choice.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573102693330 "|Lab2|clock_choice:CC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counters Counters:C1 " "Elaborating entity \"Counters\" for hierarchy \"Counters:C1\"" {  } { { "../Source/Lab2.v" "C1" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(33) " "Verilog HDL assignment warning at Counters.v(33): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693338 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(34) " "Verilog HDL assignment warning at Counters.v(34): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693338 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(42) " "Verilog HDL assignment warning at Counters.v(42): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693338 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(52) " "Verilog HDL assignment warning at Counters.v(52): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693338 "|Lab2|Counters:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counters.v(54) " "Verilog HDL assignment warning at Counters.v(54): truncated value with size 32 to match size of target (8)" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693338 "|Lab2|Counters:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Counters:C1\|SevenSeg:W0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Counters:C1\|SevenSeg:W0\"" {  } { { "../Source/Counters.v" "W0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693340 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenSeg.v(18) " "Verilog HDL Case Statement warning at SevenSeg.v(18): incomplete case statement has no default case item" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value SevenSeg.v(16) " "Verilog HDL Always Construct warning at SevenSeg.v(16): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] SevenSeg.v(16) " "Inferred latch for \"value\[0\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] SevenSeg.v(16) " "Inferred latch for \"value\[1\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] SevenSeg.v(16) " "Inferred latch for \"value\[2\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] SevenSeg.v(16) " "Inferred latch for \"value\[3\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] SevenSeg.v(16) " "Inferred latch for \"value\[4\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693348 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] SevenSeg.v(16) " "Inferred latch for \"value\[5\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693349 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] SevenSeg.v(16) " "Inferred latch for \"value\[6\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693349 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[7\] SevenSeg.v(16) " "Inferred latch for \"value\[7\]\" at SevenSeg.v(16)" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693349 "|Lab2|Counters:U1|SevenSeg:W0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "month_day Counters:C1\|month_day:MD0 " "Elaborating entity \"month_day\" for hierarchy \"Counters:C1\|month_day:MD0\"" {  } { { "../Source/Counters.v" "MD0" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693351 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "feb_day month_day.v(27) " "Verilog HDL Always Construct warning at month_day.v(27): variable \"feb_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573102693352 "|Lab2|Counters:C1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "feb_day month_day.v(32) " "Verilog HDL Always Construct warning at month_day.v(32): variable \"feb_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573102693352 "|Lab2|Counters:C1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "feb_day month_day.v(35) " "Verilog HDL Always Construct warning at month_day.v(35): variable \"feb_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573102693352 "|Lab2|Counters:C1|month_day:MD0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "feb_day month_day.v(40) " "Verilog HDL Always Construct warning at month_day.v(40): variable \"feb_day\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/month_day.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1573102693352 "|Lab2|Counters:C1|month_day:MD0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "day_display Counters:C1\|month_day:MD0\|day_display:DD " "Elaborating entity \"day_display\" for hierarchy \"Counters:C1\|month_day:MD0\|day_display:DD\"" {  } { { "../Source/month_day.v" "DD" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/month_day.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102693368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 day_display.v(23) " "Verilog HDL assignment warning at day_display.v(23): truncated value with size 32 to match size of target (8)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 day_display.v(28) " "Verilog HDL assignment warning at day_display.v(28): truncated value with size 32 to match size of target (8)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 day_display.v(33) " "Verilog HDL assignment warning at day_display.v(33): truncated value with size 32 to match size of target (8)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_ones_p day_display.v(13) " "Verilog HDL Always Construct warning at day_display.v(13): inferring latch(es) for variable \"counter_ones_p\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[0\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[0\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[1\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[1\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[2\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[2\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[3\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[3\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[4\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[4\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[5\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[5\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[6\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[6\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_ones_p\[7\] day_display.v(13) " "Inferred latch for \"counter_ones_p\[7\]\" at day_display.v(13)" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102693375 "|Lab2|Counters:U1|month_day:MD0|day_display:DD"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[1\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[2\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[3\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[4\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[5\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[5\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[6\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[0\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|SevenSeg:SS2\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693516 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_choice:CC0\|s_clk " "Found clock multiplexer clock_choice:CC0\|s_clk" {  } { { "../Source/clock_choice.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/clock_choice.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573102693663 "|Lab2|clock_choice:CC0|s_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1573102693663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[1\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[1\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[2\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[2\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[3\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[3\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[4\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[4\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[6\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[6\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[0\] " "LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[0\]\" is permanently enabled" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573102693730 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[3\] Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[0\] " "Duplicate LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[3\]\" merged with LATCH primitive \"Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[0\]\"" {  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573102694035 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1573102694035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[0\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694035 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[1\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694035 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[2\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[3\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[4\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[5\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[6\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS0\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\]" {  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[0\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[1\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[2\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[4\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[5\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[6\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|SevenSeg:SS1\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694036 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[0\] " "Latch Counters:C1\|SevenSeg:W1\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[1\] " "Latch Counters:C1\|SevenSeg:W1\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[2\] " "Latch Counters:C1\|SevenSeg:W1\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[3\] " "Latch Counters:C1\|SevenSeg:W1\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[4\] " "Latch Counters:C1\|SevenSeg:W1\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[5\] " "Latch Counters:C1\|SevenSeg:W1\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W1\|value\[6\] " "Latch Counters:C1\|SevenSeg:W1\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_ones_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_ones_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[0\] " "Latch Counters:C1\|SevenSeg:W0\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[1\] " "Latch Counters:C1\|SevenSeg:W0\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[2\] " "Latch Counters:C1\|SevenSeg:W0\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[3\] " "Latch Counters:C1\|SevenSeg:W0\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[4\] " "Latch Counters:C1\|SevenSeg:W0\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[5\] " "Latch Counters:C1\|SevenSeg:W0\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|SevenSeg:W0\|value\[6\] " "Latch Counters:C1\|SevenSeg:W0\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|counter_tens_p\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|counter_tens_p\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/SevenSeg.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/SevenSeg.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[5\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694037 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[4\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694038 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[7\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694038 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[0\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694038 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[1\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[6\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[6\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694038 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[2\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694038 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[3\] " "Latch Counters:C1\|month_day:MD0\|day_display:DD\|counter_ones_p\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counters:C1\|total_count\[7\] " "Ports D and ENA on the latch are fed by the same signal Counters:C1\|total_count\[7\]" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573102694038 ""}  } { { "../Source/day_display.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/day_display.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573102694038 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Source/Counters.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Counters.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573102694039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573102694039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573102694170 "|Lab2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573102694170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573102694230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573102694939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573102694939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Source/Lab2.v" "" { Text "C:/Users/adamp/Documents/GitHub/ECEN-2350-Digital-Logic-Lab-2/Source/Lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573102695106 "|Lab2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573102695106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573102695107 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573102695107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573102695107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573102695107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573102695143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 21:58:15 2019 " "Processing ended: Wed Nov 06 21:58:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573102695143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573102695143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573102695143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573102695143 ""}
