Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 14:12:14 2023
| Host         : DESKTOP-UB104BU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.322        0.000                      0                 1091        0.142        0.000                      0                 1091        4.500        0.000                       0                   485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.322        0.000                      0                 1091        0.142        0.000                      0                 1091        4.500        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.642ns (12.413%)  route 4.530ns (87.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.230    10.269    blk_addr0
    SLICE_X36Y67         FDRE                                         r  Register_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.424    14.795    clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  Register_reg[34]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y67         FDRE (Setup_fdre_C_R)       -0.429    14.590    Register_reg[34]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.642ns (12.423%)  route 4.526ns (87.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.226    10.264    blk_addr0
    SLICE_X37Y67         FDRE                                         r  Register_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.424    14.795    clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  Register_reg[33]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X37Y67         FDRE (Setup_fdre_C_R)       -0.429    14.590    Register_reg[33]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.642ns (12.423%)  route 4.526ns (87.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.226    10.264    blk_addr0
    SLICE_X37Y67         FDRE                                         r  Register_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.424    14.795    clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  Register_reg[48]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X37Y67         FDRE (Setup_fdre_C_R)       -0.429    14.590    Register_reg[48]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.642ns (12.423%)  route 4.526ns (87.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.226    10.264    blk_addr0
    SLICE_X37Y67         FDRE                                         r  Register_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.424    14.795    clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  Register_reg[58]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X37Y67         FDRE (Setup_fdre_C_R)       -0.429    14.590    Register_reg[58]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.642ns (12.423%)  route 4.526ns (87.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.226    10.264    blk_addr0
    SLICE_X37Y67         FDRE                                         r  Register_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.424    14.795    clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  Register_reg[63]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X37Y67         FDRE (Setup_fdre_C_R)       -0.429    14.590    Register_reg[63]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.642ns (12.443%)  route 4.517ns (87.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.218    10.256    blk_addr0
    SLICE_X37Y68         FDRE                                         r  Register_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.422    14.793    clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  Register_reg[54]/C
                         clock pessimism              0.259    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    14.588    Register_reg[54]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.642ns (12.443%)  route 4.517ns (87.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.218    10.256    blk_addr0
    SLICE_X37Y68         FDRE                                         r  Register_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.422    14.793    clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  Register_reg[60]/C
                         clock pessimism              0.259    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    14.588    Register_reg[60]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.642ns (12.443%)  route 4.517ns (87.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.218    10.256    blk_addr0
    SLICE_X37Y68         FDRE                                         r  Register_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.422    14.793    clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  Register_reg[61]/C
                         clock pessimism              0.259    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    14.588    Register_reg[61]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.642ns (12.443%)  route 4.517ns (87.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.218    10.256    blk_addr0
    SLICE_X37Y68         FDRE                                         r  Register_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.422    14.793    clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  Register_reg[62]/C
                         clock pessimism              0.259    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    14.588    Register_reg[62]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.642ns (12.726%)  route 4.403ns (87.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.545     5.096    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 f  P_reg[1]/Q
                         net (fo=41, routed)          2.300     7.914    P[1]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.124     8.038 r  Register[63]_i_1/O
                         net (fo=117, routed)         2.103    10.141    blk_addr0
    SLICE_X38Y65         FDRE                                         r  Register_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.426    14.797    clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  Register_reg[21]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y65         FDRE (Setup_fdre_C_R)       -0.524    14.497    Register_reg[21]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ans_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.488%)  route 0.090ns (32.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  ans_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ans_cnt_reg[6]/Q
                         net (fo=8, routed)           0.090     1.704    ans_cnt_reg[6]
    SLICE_X46Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.749 r  row_A[62]_i_1/O
                         net (fo=1, routed)           0.000     1.749    row_A[62]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  row_A_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  row_A_reg[62]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     1.607    row_A_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ans_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.002%)  route 0.092ns (32.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  ans_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ans_cnt_reg[6]/Q
                         net (fo=8, routed)           0.092     1.706    ans_cnt_reg[6]
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  row_A[58]_i_1/O
                         net (fo=1, routed)           0.000     1.751    row_A[58]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  row_A_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  row_A_reg[58]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     1.606    row_A_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sd_card0/recv_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  sd_card0/recv_data_reg[3]/Q
                         net (fo=2, routed)           0.128     2.248    sd_card0/recv_data[3]
    SLICE_X43Y65         FDRE                                         r  sd_card0/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.620    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/dout_reg[4]/C
                         clock pessimism             -0.609     2.011    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.075     2.086    sd_card0/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.562     1.982    sd_card0/CLK
    SLICE_X48Y61         FDRE                                         r  sd_card0/block_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  sd_card0/block_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.087     2.210    sd_card0/block_addr_reg[10]
    SLICE_X49Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.255 r  sd_card0/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     2.255    sd_card0/cmd_out[18]_i_1_n_0
    SLICE_X49Y61         FDSE                                         r  sd_card0/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.831     2.627    sd_card0/CLK
    SLICE_X49Y61         FDSE                                         r  sd_card0/cmd_out_reg[18]/C
                         clock pessimism             -0.632     1.995    
    SLICE_X49Y61         FDSE (Hold_fdse_C_D)         0.092     2.087    sd_card0/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.561     1.981    sd_card0/CLK
    SLICE_X49Y62         FDRE                                         r  sd_card0/block_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     2.122 r  sd_card0/block_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.097     2.219    sd_card0/block_addr_reg[4]
    SLICE_X48Y62         LUT4 (Prop_lut4_I0_O)        0.045     2.264 r  sd_card0/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.264    sd_card0/cmd_out[12]_i_1_n_0
    SLICE_X48Y62         FDSE                                         r  sd_card0/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.625    sd_card0/CLK
    SLICE_X48Y62         FDSE                                         r  sd_card0/cmd_out_reg[12]/C
                         clock pessimism             -0.631     1.994    
    SLICE_X48Y62         FDSE (Hold_fdse_C_D)         0.091     2.085    sd_card0/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[37]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X45Y66         FDSE                                         r  sd_card0/cmd_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDSE (Prop_fdse_C_Q)         0.141     2.118 r  sd_card0/cmd_out_reg[37]/Q
                         net (fo=1, routed)           0.099     2.217    sd_card0/cmd_out[37]
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.262 r  sd_card0/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     2.262    sd_card0/cmd_out_1[38]
    SLICE_X44Y66         FDSE                                         r  sd_card0/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.620    sd_card0/CLK
    SLICE_X44Y66         FDSE                                         r  sd_card0/cmd_out_reg[38]/C
                         clock pessimism             -0.630     1.990    
    SLICE_X44Y66         FDSE (Hold_fdse_C_D)         0.092     2.082    sd_card0/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.950%)  route 0.153ns (52.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  Register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Register_reg[1]/Q
                         net (fo=6, routed)           0.153     1.763    ans_cnt3[1]
    SLICE_X39Y65         FDRE                                         r  Register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.822     1.980    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  Register_reg[9]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.075     1.576    Register_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Register_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.459%)  route 0.133ns (48.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.553     1.466    clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  Register_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Register_reg[34]/Q
                         net (fo=4, routed)           0.133     1.740    Register_reg_n_0_[34]
    SLICE_X39Y66         FDRE                                         r  Register_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.821     1.979    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  Register_reg[42]/C
                         clock pessimism             -0.497     1.481    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.070     1.551    Register_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sd_card0/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.559     1.979    sd_card0/CLK
    SLICE_X49Y66         FDRE                                         r  sd_card0/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  sd_card0/return_state_reg[1]/Q
                         net (fo=5, routed)           0.120     2.240    sd_card0/return_state_reg_n_0_[1]
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.285 r  sd_card0/c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.285    sd_card0/c_state[1]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  sd_card0/c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.826     2.622    sd_card0/CLK
    SLICE_X48Y66         FDRE                                         r  sd_card0/c_state_reg[1]/C
                         clock pessimism             -0.630     1.992    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.091     2.083    sd_card0/c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[48]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X45Y66         FDSE                                         r  sd_card0/cmd_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDSE (Prop_fdse_C_Q)         0.128     2.105 r  sd_card0/cmd_out_reg[48]/Q
                         net (fo=1, routed)           0.086     2.192    sd_card0/cmd_out[48]
    SLICE_X45Y66         LUT3 (Prop_lut3_I0_O)        0.102     2.294 r  sd_card0/cmd_out[49]_i_1/O
                         net (fo=1, routed)           0.000     2.294    sd_card0/cmd_out_1[49]
    SLICE_X45Y66         FDSE                                         r  sd_card0/cmd_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.620    sd_card0/CLK
    SLICE_X45Y66         FDSE                                         r  sd_card0/cmd_out_reg[49]/C
                         clock pessimism             -0.643     1.977    
    SLICE_X45Y66         FDSE (Hold_fdse_C_D)         0.107     2.084    sd_card0/cmd_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y65    P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65    Register_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y63    Register_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y63    Register_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y63    Register_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y64    Register_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65    Register_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65    Register_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y63    Register_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y63    Register_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65    P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65    Register_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65    Register_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y63    Register_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y63    Register_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 4.113ns (43.797%)  route 5.278ns (56.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.101    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.475     7.033    lcd0/lcd_initialized_reg_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.157 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.803    10.960    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.493 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.493    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 4.335ns (47.052%)  route 4.878ns (52.948%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.101    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.220     6.777    lcd0/lcd_initialized_reg_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.146     6.923 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.658    10.582    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.733    14.314 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.314    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.328ns (47.592%)  route 4.766ns (52.408%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.101    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.318     6.875    lcd0/lcd_initialized_reg_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.152     7.027 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.448    10.475    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.720    14.195 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    14.195    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 4.113ns (45.890%)  route 4.850ns (54.110%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.101    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.220     6.777    lcd0/lcd_initialized_reg_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.901 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.630    10.531    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    14.065 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.065    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 4.503ns (50.400%)  route 4.432ns (49.600%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.549     5.100    lcd0/clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.731     6.250    lcd0/init_d[3]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.325     6.575 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.701    10.276    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.759    14.035 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.035    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.116ns (46.249%)  route 4.784ns (53.751%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.101    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.839     6.396    lcd0/lcd_initialized_reg_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.520 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.945    10.465    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    14.002 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.002    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.866ns  (logic 4.112ns (46.376%)  route 4.754ns (53.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.550     5.101    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.318     6.875    lcd0/lcd_initialized_reg_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.124     6.999 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.436    10.436    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    13.967 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    13.967    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.717ns  (logic 3.998ns (59.520%)  route 2.719ns (40.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.752 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.332    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.428 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.546     5.974    sd_card0/CLK
    SLICE_X47Y67         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  sd_card0/sclk_reg_reg/Q
                         net (fo=17, routed)          2.719     9.149    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.542    12.691 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.691    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 4.134ns (62.279%)  route 2.504ns (37.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.752 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.332    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.428 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.550     5.978    sd_card0/CLK
    SLICE_X45Y64         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDSE (Prop_fdse_C_Q)         0.419     6.397 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           2.504     8.901    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.715    12.616 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.616    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 4.021ns (61.394%)  route 2.528ns (38.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.752 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.332    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.428 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.546     5.974    sd_card0/CLK
    SLICE_X43Y66         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456     6.430 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           2.528     8.958    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.565    12.523 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    12.523    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.425ns (65.609%)  route 0.747ns (34.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X45Y64         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDSE (Prop_fdse_C_Q)         0.128     2.106 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           0.747     2.853    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.297     4.150 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.150    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.406ns (64.608%)  route 0.770ns (35.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.976    sd_card0/CLK
    SLICE_X43Y66         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.141     2.117 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           0.770     2.888    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.266     4.153 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     4.153    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.384ns (60.802%)  route 0.892ns (39.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.976    sd_card0/CLK
    SLICE_X47Y67         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  sd_card0/sclk_reg_reg/Q
                         net (fo=17, routed)          0.892     3.009    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.243     4.252 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     4.252    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.418ns (50.943%)  route 1.366ns (49.057%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.558     1.471    lcd0/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.173     1.785    lcd0/init_rw
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.193     3.023    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     4.256 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.256    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.420ns (50.875%)  route 1.371ns (49.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.558     1.471    lcd0/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.087     1.700    lcd0/text_d[0]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.745 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.284     3.029    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.263 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.263    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.503ns (50.802%)  route 1.455ns (49.198%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.558     1.471    lcd0/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           0.163     1.799    lcd0/text_d[1]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.043     1.842 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.292     3.134    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.296     4.429 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.429    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.466ns (49.073%)  route 1.521ns (50.927%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.559     1.472    lcd0/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.326     1.940    lcd0/text_rs_reg_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.044     1.984 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.195     3.179    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.281     4.459 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.459    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.516ns (50.734%)  route 1.472ns (49.266%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.558     1.471    lcd0/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           0.223     1.859    lcd0/text_d[3]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.043     1.902 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.249     3.151    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.309     4.460 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.460    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.460ns (48.613%)  route 1.543ns (51.387%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.222     1.821    lcd0/init_e
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.098     1.919 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.321     3.240    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.474 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.474    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.463ns (47.988%)  route 1.586ns (52.012%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  lcd0/init_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lcd0/init_d_reg[2]/Q
                         net (fo=1, routed)           0.138     1.736    lcd0/init_d[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.098     1.834 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.448     3.282    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.520 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.520    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           683 Endpoints
Min Delay           683 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/recv_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.016ns  (logic 1.638ns (20.429%)  route 6.378ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.363     8.016    sd_card0/reset0
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X44Y65         FDRE                                         r  sd_card0/recv_data_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/cmd_out_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.638ns (20.440%)  route 6.374ns (79.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.359     8.011    sd_card0/reset0
    SLICE_X45Y65         FDSE                                         r  sd_card0/cmd_out_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X45Y65         FDSE                                         r  sd_card0/cmd_out_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/cmd_out_reg[32]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.638ns (20.440%)  route 6.374ns (79.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.359     8.011    sd_card0/reset0
    SLICE_X45Y65         FDSE                                         r  sd_card0/cmd_out_reg[32]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X45Y65         FDSE                                         r  sd_card0/cmd_out_reg[32]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/cmd_out_reg[33]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.638ns (20.440%)  route 6.374ns (79.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=52, routed)          3.015     4.529    sd_card0/reset_n_IBUF
    SLICE_X46Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.653 r  sd_card0/clk_out_i_1/O
                         net (fo=217, routed)         3.359     8.011    sd_card0/reset0
    SLICE_X45Y65         FDSE                                         r  sd_card0/cmd_out_reg[33]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.432     5.379    sd_card0/CLK
    SLICE_X45Y65         FDSE                                         r  sd_card0/cmd_out_reg[33]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.298ns (33.548%)  route 0.590ns (66.452%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.590     0.842    sd_card0/spi_miso_IBUF
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.887 r  sd_card0/R7_response[30]_i_1/O
                         net (fo=1, routed)           0.000     0.887    sd_card0/R7_response[30]_i_1_n_0
    SLICE_X52Y64         FDRE                                         r  sd_card0/R7_response_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.625    sd_card0/CLK
    SLICE_X52Y64         FDRE                                         r  sd_card0/R7_response_reg[30]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.302ns (33.846%)  route 0.590ns (66.154%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.590     0.842    sd_card0/spi_miso_IBUF
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.049     0.891 r  sd_card0/R7_response[31]_i_1/O
                         net (fo=1, routed)           0.000     0.891    sd_card0/R7_response[31]_i_1_n_0
    SLICE_X52Y64         FDRE                                         r  sd_card0/R7_response_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.625    sd_card0/CLK
    SLICE_X52Y64         FDRE                                         r  sd_card0/R7_response_reg[31]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.298ns (33.285%)  route 0.597ns (66.715%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.597     0.849    sd_card0/spi_miso_IBUF
    SLICE_X52Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.894 r  sd_card0/R7_response[12]_i_1/O
                         net (fo=1, routed)           0.000     0.894    sd_card0/R7_response[12]_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[12]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.301ns (33.508%)  route 0.597ns (66.492%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.597     0.849    sd_card0/spi_miso_IBUF
    SLICE_X52Y65         LUT3 (Prop_lut3_I2_O)        0.048     0.897 r  sd_card0/R7_response[13]_i_1/O
                         net (fo=1, routed)           0.000     0.897    sd_card0/R7_response[13]_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[13]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.298ns (29.934%)  route 0.697ns (70.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.697     0.949    sd_card0/spi_miso_IBUF
    SLICE_X53Y66         LUT3 (Prop_lut3_I2_O)        0.045     0.994 r  sd_card0/R7_response[1]_i_1/O
                         net (fo=1, routed)           0.000     0.994    sd_card0/R7_response[1]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  sd_card0/R7_response_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.827     2.623    sd_card0/CLK
    SLICE_X53Y66         FDRE                                         r  sd_card0/R7_response_reg[1]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.298ns (29.641%)  route 0.707ns (70.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.707     0.959    sd_card0/spi_miso_IBUF
    SLICE_X52Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.004 r  sd_card0/R7_response[22]_i_1/O
                         net (fo=1, routed)           0.000     1.004    sd_card0/R7_response[22]_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[22]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.300ns (29.780%)  route 0.707ns (70.220%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.707     0.959    sd_card0/spi_miso_IBUF
    SLICE_X52Y65         LUT3 (Prop_lut3_I2_O)        0.047     1.006 r  sd_card0/R7_response[23]_i_1/O
                         net (fo=1, routed)           0.000     1.006    sd_card0/R7_response[23]_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X52Y65         FDRE                                         r  sd_card0/R7_response_reg[23]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.298ns (29.205%)  route 0.722ns (70.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.722     0.974    sd_card0/spi_miso_IBUF
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.019 r  sd_card0/R7_response[14]_i_1/O
                         net (fo=1, routed)           0.000     1.019    sd_card0/R7_response[14]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  sd_card0/R7_response_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X53Y65         FDRE                                         r  sd_card0/R7_response_reg[14]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.301ns (29.413%)  route 0.722ns (70.587%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.722     0.974    sd_card0/spi_miso_IBUF
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.048     1.022 r  sd_card0/R7_response[15]_i_1/O
                         net (fo=1, routed)           0.000     1.022    sd_card0/R7_response[15]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  sd_card0/R7_response_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.828     2.624    sd_card0/CLK
    SLICE_X53Y65         FDRE                                         r  sd_card0/R7_response_reg[15]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.298ns (28.864%)  route 0.734ns (71.136%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.734     0.986    sd_card0/spi_miso_IBUF
    SLICE_X52Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.031 r  sd_card0/R7_response[26]_i_1/O
                         net (fo=1, routed)           0.000     1.031    sd_card0/R7_response[26]_i_1_n_0
    SLICE_X52Y64         FDRE                                         r  sd_card0/R7_response_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.829     2.625    sd_card0/CLK
    SLICE_X52Y64         FDRE                                         r  sd_card0/R7_response_reg[26]/C





